The Verillog Hardware Description Language:
xv From the Old to the New xvii Acknowledgments xxi 1 Verilog – A Tutorial Introduction 1 Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 11 Behavioral Modeling of Combinational Circuits Procedural...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston, MA
Springer US
2002
|
| Edition: | Fifth Edition |
| Subjects: | |
| Online Access: | FHI01 BTU01 Volltext |
| Summary: | xv From the Old to the New xvii Acknowledgments xxi 1 Verilog – A Tutorial Introduction 1 Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 11 Behavioral Modeling of Combinational Circuits Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 14 Procedural Modeling of Clocked Sequential Circuits Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (" |
| Physical Description: | 1 Online-Ressource (XXII, 382 p) |
| ISBN: | 9780306476662 |
| DOI: | 10.1007/b116662 |
Staff View
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV045148503 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 180827s2002 |||| o||u| ||||||eng d | ||
| 020 | |a 9780306476662 |9 978-0-306-47666-2 | ||
| 024 | 7 | |a 10.1007/b116662 |2 doi | |
| 035 | |a (ZDB-2-ENG)978-0-306-47666-2 | ||
| 035 | |a (OCoLC)1050938284 | ||
| 035 | |a (DE-599)BVBBV045148503 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-573 |a DE-634 | ||
| 082 | 0 | |a 621.3815 |2 23 | |
| 100 | 1 | |a Thomas, Donald E. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a The Verillog Hardware Description Language |c by Donald E. Thomas, Philip R. Moorby |
| 250 | |a Fifth Edition | ||
| 264 | 1 | |a Boston, MA |b Springer US |c 2002 | |
| 300 | |a 1 Online-Ressource (XXII, 382 p) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 520 | |a xv From the Old to the New xvii Acknowledgments xxi 1 Verilog – A Tutorial Introduction 1 Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 11 Behavioral Modeling of Combinational Circuits Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 14 Procedural Modeling of Clocked Sequential Circuits Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (" | ||
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Circuits and Systems | |
| 650 | 4 | |a Programming Languages, Compilers, Interpreters | |
| 650 | 4 | |a Theory of Computation | |
| 650 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design | |
| 650 | 4 | |a Electronics and Microelectronics, Instrumentation | |
| 650 | 4 | |a Electrical Engineering | |
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Programming languages (Electronic computers) | |
| 650 | 4 | |a Computers | |
| 650 | 4 | |a Computer-aided engineering | |
| 650 | 4 | |a Electrical engineering | |
| 650 | 4 | |a Electronics | |
| 650 | 4 | |a Microelectronics | |
| 650 | 4 | |a Electronic circuits | |
| 700 | 1 | |a Moorby, Philip R. |4 aut | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781402070891 |
| 856 | 4 | 0 | |u https://doi.org/10.1007/b116662 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
| 912 | |a ZDB-2-ENG | ||
| 940 | 1 | |q ZDB-2-ENG_2000/2004 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030538202 | ||
| 966 | e | |u https://doi.org/10.1007/b116662 |l FHI01 |p ZDB-2-ENG |q ZDB-2-ENG_2000/2004 |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/b116662 |l BTU01 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext | |
Record in the Search Index
| _version_ | 1804178818546532352 |
|---|---|
| any_adam_object | |
| author | Thomas, Donald E. Moorby, Philip R. |
| author_facet | Thomas, Donald E. Moorby, Philip R. |
| author_role | aut aut |
| author_sort | Thomas, Donald E. |
| author_variant | d e t de det p r m pr prm |
| building | Verbundindex |
| bvnumber | BV045148503 |
| collection | ZDB-2-ENG |
| ctrlnum | (ZDB-2-ENG)978-0-306-47666-2 (OCoLC)1050938284 (DE-599)BVBBV045148503 |
| dewey-full | 621.3815 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815 |
| dewey-search | 621.3815 |
| dewey-sort | 3621.3815 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| doi_str_mv | 10.1007/b116662 |
| edition | Fifth Edition |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02554nmm a2200577zc 4500</leader><controlfield tag="001">BV045148503</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180827s2002 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780306476662</subfield><subfield code="9">978-0-306-47666-2</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/b116662</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-0-306-47666-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1050938284</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045148503</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Thomas, Donald E.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">The Verillog Hardware Description Language</subfield><subfield code="c">by Donald E. Thomas, Philip R. Moorby</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Fifth Edition</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">2002</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XXII, 382 p)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">xv From the Old to the New xvii Acknowledgments xxi 1 Verilog – A Tutorial Introduction 1 Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 11 Behavioral Modeling of Combinational Circuits Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 14 Procedural Modeling of Clocked Sequential Circuits Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment ("</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Programming Languages, Compilers, Interpreters</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Theory of Computation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-Aided Engineering (CAD, CAE) and Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics and Microelectronics, Instrumentation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Programming languages (Electronic computers)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computers</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microelectronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuits</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Moorby, Philip R.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781402070891</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/b116662</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_2000/2004</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030538202</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b116662</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_2000/2004</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b116662</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV045148503 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T08:10:01Z |
| institution | BVB |
| isbn | 9780306476662 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030538202 |
| oclc_num | 1050938284 |
| open_access_boolean | |
| owner | DE-573 DE-634 |
| owner_facet | DE-573 DE-634 |
| physical | 1 Online-Ressource (XXII, 382 p) |
| psigel | ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_Archiv |
| publishDate | 2002 |
| publishDateSearch | 2002 |
| publishDateSort | 2002 |
| publisher | Springer US |
| record_format | marc |
| spelling | Thomas, Donald E. Verfasser aut The Verillog Hardware Description Language by Donald E. Thomas, Philip R. Moorby Fifth Edition Boston, MA Springer US 2002 1 Online-Ressource (XXII, 382 p) txt rdacontent c rdamedia cr rdacarrier xv From the Old to the New xvii Acknowledgments xxi 1 Verilog – A Tutorial Introduction 1 Getting Started 2 A Structural Description 2 Simulating the binaryToESeg Driver 4 Creating Ports For the Module 7 Creating a Testbench For a Module 8 11 Behavioral Modeling of Combinational Circuits Procedural Models 12 Rules for Synthesizing Combinational Circuits 13 14 Procedural Modeling of Clocked Sequential Circuits Modeling Finite State Machines 15 Rules for Synthesizing Sequential Systems 18 Non-Blocking Assignment (" Engineering Circuits and Systems Programming Languages, Compilers, Interpreters Theory of Computation Computer-Aided Engineering (CAD, CAE) and Design Electronics and Microelectronics, Instrumentation Electrical Engineering Programming languages (Electronic computers) Computers Computer-aided engineering Electrical engineering Electronics Microelectronics Electronic circuits Moorby, Philip R. aut Erscheint auch als Druck-Ausgabe 9781402070891 https://doi.org/10.1007/b116662 Verlag URL des Erstveröffentlichers Volltext |
| spellingShingle | Thomas, Donald E. Moorby, Philip R. The Verillog Hardware Description Language Engineering Circuits and Systems Programming Languages, Compilers, Interpreters Theory of Computation Computer-Aided Engineering (CAD, CAE) and Design Electronics and Microelectronics, Instrumentation Electrical Engineering Programming languages (Electronic computers) Computers Computer-aided engineering Electrical engineering Electronics Microelectronics Electronic circuits |
| title | The Verillog Hardware Description Language |
| title_auth | The Verillog Hardware Description Language |
| title_exact_search | The Verillog Hardware Description Language |
| title_full | The Verillog Hardware Description Language by Donald E. Thomas, Philip R. Moorby |
| title_fullStr | The Verillog Hardware Description Language by Donald E. Thomas, Philip R. Moorby |
| title_full_unstemmed | The Verillog Hardware Description Language by Donald E. Thomas, Philip R. Moorby |
| title_short | The Verillog Hardware Description Language |
| title_sort | the verillog hardware description language |
| topic | Engineering Circuits and Systems Programming Languages, Compilers, Interpreters Theory of Computation Computer-Aided Engineering (CAD, CAE) and Design Electronics and Microelectronics, Instrumentation Electrical Engineering Programming languages (Electronic computers) Computers Computer-aided engineering Electrical engineering Electronics Microelectronics Electronic circuits |
| topic_facet | Engineering Circuits and Systems Programming Languages, Compilers, Interpreters Theory of Computation Computer-Aided Engineering (CAD, CAE) and Design Electronics and Microelectronics, Instrumentation Electrical Engineering Programming languages (Electronic computers) Computers Computer-aided engineering Electrical engineering Electronics Microelectronics Electronic circuits |
| url | https://doi.org/10.1007/b116662 |
| work_keys_str_mv | AT thomasdonalde theverilloghardwaredescriptionlanguage AT moorbyphilipr theverilloghardwaredescriptionlanguage |