System-on-chip test architectures: nanometer design for testability
Saved in:
| Format: | Electronic eBook |
|---|---|
| Language: | English |
| Published: |
Amsterdam
Morgan Kaufmann Publishers
c2008
|
| Series: | Morgan Kaufmann series in systems on silicon
|
| Subjects: | |
| Physical Description: | xxxvi, 856 p. |
| ISBN: | 9780123739735 012373973X |
Staff View
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV044838111 | ||
| 003 | DE-604 | ||
| 005 | 20180305 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 180305s2008 |||| o||u| ||||||eng d | ||
| 020 | |a 9780123739735 |c hardcover : alk. paper |9 978-0-12-373973-5 | ||
| 020 | |a 012373973X |c hardcover : alk. paper |9 0-12-373973-X | ||
| 035 | |a (ZDB-38-ESG)ebr10203465 | ||
| 035 | |a (OCoLC)228148482 | ||
| 035 | |a (DE-599)BVBBV044838111 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 082 | 0 | |a 621.39/5 |2 22 | |
| 084 | |a ST 150 |0 (DE-625)143594: |2 rvk | ||
| 245 | 1 | 0 | |a System-on-chip test architectures |b nanometer design for testability |c edited by Laung-Terng Wang, Charles E. Stroud, Nur A. Touba |
| 264 | 1 | |a Amsterdam |b Morgan Kaufmann Publishers |c c2008 | |
| 300 | |a xxxvi, 856 p. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 490 | 0 | |a Morgan Kaufmann series in systems on silicon | |
| 505 | 8 | |a Includes bibliographical references and index | |
| 650 | 4 | |a Systems on a chip |x Testing | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Testing | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Design | |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)4173536-5 |a Patentschrift |2 gnd-content | |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Wang, Laung-Terng |e Sonstige |4 oth | |
| 700 | 1 | |a Stroud, Charles E. |e Sonstige |4 oth | |
| 700 | 1 | |a Touba, Nur A. |e Sonstige |4 oth | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Hardcover |z 978-0-12-373973-5 |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe, Hardcover |z 0-12-373973-X |
| 912 | |a ZDB-38-ESG | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-030232973 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Record in the Search Index
| _version_ | 1804178344450719744 |
|---|---|
| any_adam_object | |
| building | Verbundindex |
| bvnumber | BV044838111 |
| classification_rvk | ST 150 |
| collection | ZDB-38-ESG |
| contents | Includes bibliographical references and index |
| ctrlnum | (ZDB-38-ESG)ebr10203465 (OCoLC)228148482 (DE-599)BVBBV044838111 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01853nmm a2200469zc 4500</leader><controlfield tag="001">BV044838111</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20180305 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180305s2008 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780123739735</subfield><subfield code="c">hardcover : alk. paper</subfield><subfield code="9">978-0-12-373973-5</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">012373973X</subfield><subfield code="c">hardcover : alk. paper</subfield><subfield code="9">0-12-373973-X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-38-ESG)ebr10203465</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)228148482</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044838111</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 150</subfield><subfield code="0">(DE-625)143594:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">System-on-chip test architectures</subfield><subfield code="b">nanometer design for testability</subfield><subfield code="c">edited by Laung-Terng Wang, Charles E. Stroud, Nur A. Touba</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam</subfield><subfield code="b">Morgan Kaufmann Publishers</subfield><subfield code="c">c2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xxxvi, 856 p.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Morgan Kaufmann series in systems on silicon</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems on a chip</subfield><subfield code="x">Testing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Testing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4173536-5</subfield><subfield code="a">Patentschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Wang, Laung-Terng</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Stroud, Charles E.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Touba, Nur A.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Hardcover</subfield><subfield code="z">978-0-12-373973-5</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe, Hardcover</subfield><subfield code="z">0-12-373973-X</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-38-ESG</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030232973</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| genre | (DE-588)4173536-5 Patentschrift gnd-content |
| genre_facet | Patentschrift |
| id | DE-604.BV044838111 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T08:02:29Z |
| institution | BVB |
| isbn | 9780123739735 012373973X |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030232973 |
| oclc_num | 228148482 |
| open_access_boolean | |
| physical | xxxvi, 856 p. |
| psigel | ZDB-38-ESG |
| publishDate | 2008 |
| publishDateSearch | 2008 |
| publishDateSort | 2008 |
| publisher | Morgan Kaufmann Publishers |
| record_format | marc |
| series2 | Morgan Kaufmann series in systems on silicon |
| spelling | System-on-chip test architectures nanometer design for testability edited by Laung-Terng Wang, Charles E. Stroud, Nur A. Touba Amsterdam Morgan Kaufmann Publishers c2008 xxxvi, 856 p. txt rdacontent c rdamedia cr rdacarrier Morgan Kaufmann series in systems on silicon Includes bibliographical references and index Systems on a chip Testing Integrated circuits Very large scale integration Testing Integrated circuits Very large scale integration Design VLSI (DE-588)4117388-0 gnd rswk-swf (DE-588)4173536-5 Patentschrift gnd-content VLSI (DE-588)4117388-0 s 1\p DE-604 Wang, Laung-Terng Sonstige oth Stroud, Charles E. Sonstige oth Touba, Nur A. Sonstige oth Erscheint auch als Druck-Ausgabe, Hardcover 978-0-12-373973-5 Erscheint auch als Druck-Ausgabe, Hardcover 0-12-373973-X 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | System-on-chip test architectures nanometer design for testability Includes bibliographical references and index Systems on a chip Testing Integrated circuits Very large scale integration Testing Integrated circuits Very large scale integration Design VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4117388-0 (DE-588)4173536-5 |
| title | System-on-chip test architectures nanometer design for testability |
| title_auth | System-on-chip test architectures nanometer design for testability |
| title_exact_search | System-on-chip test architectures nanometer design for testability |
| title_full | System-on-chip test architectures nanometer design for testability edited by Laung-Terng Wang, Charles E. Stroud, Nur A. Touba |
| title_fullStr | System-on-chip test architectures nanometer design for testability edited by Laung-Terng Wang, Charles E. Stroud, Nur A. Touba |
| title_full_unstemmed | System-on-chip test architectures nanometer design for testability edited by Laung-Terng Wang, Charles E. Stroud, Nur A. Touba |
| title_short | System-on-chip test architectures |
| title_sort | system on chip test architectures nanometer design for testability |
| title_sub | nanometer design for testability |
| topic | Systems on a chip Testing Integrated circuits Very large scale integration Testing Integrated circuits Very large scale integration Design VLSI (DE-588)4117388-0 gnd |
| topic_facet | Systems on a chip Testing Integrated circuits Very large scale integration Testing Integrated circuits Very large scale integration Design VLSI Patentschrift |
| work_keys_str_mv | AT wanglaungterng systemonchiptestarchitecturesnanometerdesignfortestability AT stroudcharlese systemonchiptestarchitecturesnanometerdesignfortestability AT toubanura systemonchiptestarchitecturesnanometerdesignfortestability |