Automatic layout modification: including design reuse of the Alpha CPU in 0.13 micron SOI technology
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Boston
Kluwer Academic Publishers
c2002
|
Schlagworte: | |
Beschreibung: | xiv, 225 p. |
ISBN: | 1402070918 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV044830859 | ||
003 | DE-604 | ||
005 | 20180305 | ||
007 | cr|uuu---uuuuu | ||
008 | 180305s2002 |||| o||u| ||||||eng d | ||
020 | |a 1402070918 |9 1-4020-7091-8 | ||
035 | |a (ZDB-38-ESG)ebr10052593 | ||
035 | |a (OCoLC)51825758 | ||
035 | |a (DE-599)BVBBV044830859 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
082 | 0 | |a 621.3815 |2 21 | |
100 | 1 | |a Reinhardt, Michael |e Verfasser |4 aut | |
245 | 1 | 0 | |a Automatic layout modification |b including design reuse of the Alpha CPU in 0.13 micron SOI technology |c by Michael Reinhardt |
264 | 1 | |a Boston |b Kluwer Academic Publishers |c c2002 | |
300 | |a xiv, 225 p. | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
505 | 8 | |a Includes bibliographical references (p. [211]-213) and index | |
650 | 4 | |a Integrated circuit layout | |
650 | 4 | |a Integrated circuits |x Design and construction | |
650 | 4 | |a Automation | |
650 | 4 | |a Modularity (Engineering) | |
912 | |a ZDB-38-ESG | ||
999 | |a oai:aleph.bib-bvb.de:BVB01-030225724 |
Datensatz im Suchindex
_version_ | 1804178331851030528 |
---|---|
any_adam_object | |
author | Reinhardt, Michael |
author_facet | Reinhardt, Michael |
author_role | aut |
author_sort | Reinhardt, Michael |
author_variant | m r mr |
building | Verbundindex |
bvnumber | BV044830859 |
collection | ZDB-38-ESG |
contents | Includes bibliographical references (p. [211]-213) and index |
ctrlnum | (ZDB-38-ESG)ebr10052593 (OCoLC)51825758 (DE-599)BVBBV044830859 |
dewey-full | 621.3815 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815 |
dewey-search | 621.3815 |
dewey-sort | 3621.3815 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01109nmm a2200337zc 4500</leader><controlfield tag="001">BV044830859</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20180305 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180305s2002 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1402070918</subfield><subfield code="9">1-4020-7091-8</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-38-ESG)ebr10052593</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)51825758</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044830859</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">21</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Reinhardt, Michael</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Automatic layout modification</subfield><subfield code="b">including design reuse of the Alpha CPU in 0.13 micron SOI technology</subfield><subfield code="c">by Michael Reinhardt</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston</subfield><subfield code="b">Kluwer Academic Publishers</subfield><subfield code="c">c2002</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xiv, 225 p.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="505" ind1="8" ind2=" "><subfield code="a">Includes bibliographical references (p. [211]-213) and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuit layout</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Automation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Modularity (Engineering)</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-38-ESG</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030225724</subfield></datafield></record></collection> |
id | DE-604.BV044830859 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T08:02:17Z |
institution | BVB |
isbn | 1402070918 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030225724 |
oclc_num | 51825758 |
open_access_boolean | |
physical | xiv, 225 p. |
psigel | ZDB-38-ESG |
publishDate | 2002 |
publishDateSearch | 2002 |
publishDateSort | 2002 |
publisher | Kluwer Academic Publishers |
record_format | marc |
spelling | Reinhardt, Michael Verfasser aut Automatic layout modification including design reuse of the Alpha CPU in 0.13 micron SOI technology by Michael Reinhardt Boston Kluwer Academic Publishers c2002 xiv, 225 p. txt rdacontent c rdamedia cr rdacarrier Includes bibliographical references (p. [211]-213) and index Integrated circuit layout Integrated circuits Design and construction Automation Modularity (Engineering) |
spellingShingle | Reinhardt, Michael Automatic layout modification including design reuse of the Alpha CPU in 0.13 micron SOI technology Includes bibliographical references (p. [211]-213) and index Integrated circuit layout Integrated circuits Design and construction Automation Modularity (Engineering) |
title | Automatic layout modification including design reuse of the Alpha CPU in 0.13 micron SOI technology |
title_auth | Automatic layout modification including design reuse of the Alpha CPU in 0.13 micron SOI technology |
title_exact_search | Automatic layout modification including design reuse of the Alpha CPU in 0.13 micron SOI technology |
title_full | Automatic layout modification including design reuse of the Alpha CPU in 0.13 micron SOI technology by Michael Reinhardt |
title_fullStr | Automatic layout modification including design reuse of the Alpha CPU in 0.13 micron SOI technology by Michael Reinhardt |
title_full_unstemmed | Automatic layout modification including design reuse of the Alpha CPU in 0.13 micron SOI technology by Michael Reinhardt |
title_short | Automatic layout modification |
title_sort | automatic layout modification including design reuse of the alpha cpu in 0 13 micron soi technology |
title_sub | including design reuse of the Alpha CPU in 0.13 micron SOI technology |
topic | Integrated circuit layout Integrated circuits Design and construction Automation Modularity (Engineering) |
topic_facet | Integrated circuit layout Integrated circuits Design and construction Automation Modularity (Engineering) |
work_keys_str_mv | AT reinhardtmichael automaticlayoutmodificationincludingdesignreuseofthealphacpuin013micronsoitechnology |