Introduction to digital systems: modeling, synthesis, and simulation using VHDL
Saved in:
| Main Author: | |
|---|---|
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Hoboken, N.J.
Wiley
c2011
|
| Subjects: | |
| Item Description: | Includes index |
| Physical Description: | x, 215 p. |
| ISBN: | 9780470900550 |
Staff View
MARC
| LEADER | 00000nmm a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV044154622 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 170217s2011 |||| o||u| ||||||eng d | ||
| 020 | |a 9780470900550 |9 978-0-470-90055-0 | ||
| 035 | |a (ZDB-30-PAD)EBC697645 | ||
| 035 | |a (ZDB-89-EBL)EBL697645 | ||
| 035 | |a (OCoLC)746324252 | ||
| 035 | |a (DE-599)BVBBV044154622 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 082 | 0 | |a 621.39/2 |2 22 | |
| 100 | 1 | |a Ferdjallah, Mohammed |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Introduction to digital systems |b modeling, synthesis, and simulation using VHDL |c Mohammed Ferdjallah |
| 264 | 1 | |a Hoboken, N.J. |b Wiley |c c2011 | |
| 300 | |a x, 215 p. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a Includes index | ||
| 650 | 4 | |a Digital electronics | |
| 650 | 4 | |a Digital electronics |x Computer simulation | |
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 650 | 0 | 7 | |a Digitalelektronik |0 (DE-588)4260328-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VHDL |0 (DE-588)4254792-1 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Digitalelektronik |0 (DE-588)4260328-6 |D s |
| 689 | 0 | 1 | |a VHDL |0 (DE-588)4254792-1 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 912 | |a ZDB-30-PAD | ||
| 999 | |a oai:aleph.bib-bvb.de:BVB01-029561467 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Record in the Search Index
| _version_ | 1804177260616351744 |
|---|---|
| any_adam_object | |
| author | Ferdjallah, Mohammed |
| author_facet | Ferdjallah, Mohammed |
| author_role | aut |
| author_sort | Ferdjallah, Mohammed |
| author_variant | m f mf |
| building | Verbundindex |
| bvnumber | BV044154622 |
| collection | ZDB-30-PAD |
| ctrlnum | (ZDB-30-PAD)EBC697645 (ZDB-89-EBL)EBL697645 (OCoLC)746324252 (DE-599)BVBBV044154622 |
| dewey-full | 621.39/2 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/2 |
| dewey-search | 621.39/2 |
| dewey-sort | 3621.39 12 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01391nmm a2200409zc 4500</leader><controlfield tag="001">BV044154622</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">170217s2011 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470900550</subfield><subfield code="9">978-0-470-90055-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-30-PAD)EBC697645</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-89-EBL)EBL697645</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)746324252</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044154622</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/2</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Ferdjallah, Mohammed</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Introduction to digital systems</subfield><subfield code="b">modeling, synthesis, and simulation using VHDL</subfield><subfield code="c">Mohammed Ferdjallah</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Hoboken, N.J.</subfield><subfield code="b">Wiley</subfield><subfield code="c">c2011</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">x, 215 p.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics</subfield><subfield code="x">Computer simulation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitalelektronik</subfield><subfield code="0">(DE-588)4260328-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitalelektronik</subfield><subfield code="0">(DE-588)4260328-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-PAD</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-029561467</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV044154622 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-10T07:45:15Z |
| institution | BVB |
| isbn | 9780470900550 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-029561467 |
| oclc_num | 746324252 |
| open_access_boolean | |
| physical | x, 215 p. |
| psigel | ZDB-30-PAD |
| publishDate | 2011 |
| publishDateSearch | 2011 |
| publishDateSort | 2011 |
| publisher | Wiley |
| record_format | marc |
| spelling | Ferdjallah, Mohammed Verfasser aut Introduction to digital systems modeling, synthesis, and simulation using VHDL Mohammed Ferdjallah Hoboken, N.J. Wiley c2011 x, 215 p. txt rdacontent c rdamedia cr rdacarrier Includes index Digital electronics Digital electronics Computer simulation VHDL (Computer hardware description language) Digitalelektronik (DE-588)4260328-6 gnd rswk-swf VHDL (DE-588)4254792-1 gnd rswk-swf Digitalelektronik (DE-588)4260328-6 s VHDL (DE-588)4254792-1 s 1\p DE-604 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Ferdjallah, Mohammed Introduction to digital systems modeling, synthesis, and simulation using VHDL Digital electronics Digital electronics Computer simulation VHDL (Computer hardware description language) Digitalelektronik (DE-588)4260328-6 gnd VHDL (DE-588)4254792-1 gnd |
| subject_GND | (DE-588)4260328-6 (DE-588)4254792-1 |
| title | Introduction to digital systems modeling, synthesis, and simulation using VHDL |
| title_auth | Introduction to digital systems modeling, synthesis, and simulation using VHDL |
| title_exact_search | Introduction to digital systems modeling, synthesis, and simulation using VHDL |
| title_full | Introduction to digital systems modeling, synthesis, and simulation using VHDL Mohammed Ferdjallah |
| title_fullStr | Introduction to digital systems modeling, synthesis, and simulation using VHDL Mohammed Ferdjallah |
| title_full_unstemmed | Introduction to digital systems modeling, synthesis, and simulation using VHDL Mohammed Ferdjallah |
| title_short | Introduction to digital systems |
| title_sort | introduction to digital systems modeling synthesis and simulation using vhdl |
| title_sub | modeling, synthesis, and simulation using VHDL |
| topic | Digital electronics Digital electronics Computer simulation VHDL (Computer hardware description language) Digitalelektronik (DE-588)4260328-6 gnd VHDL (DE-588)4254792-1 gnd |
| topic_facet | Digital electronics Digital electronics Computer simulation VHDL (Computer hardware description language) Digitalelektronik VHDL |
| work_keys_str_mv | AT ferdjallahmohammed introductiontodigitalsystemsmodelingsynthesisandsimulationusingvhdl |