Digital logic design: a rigorous approach
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Cambridge [u.a.]
Cambridge Univ. Press
2012
|
| Edition: | 1. publ. |
| Subjects: | |
| Online Access: | http://scans.hebis.de/HEBCGI/show.pl?30743220_toc.html http://scans.hebis.de/HEBCGI/show.pl?30743220_kub.html http://scans.hebis.de/HEBCGI/show.pl?30743220_aub.html http://scans.hebis.de/HEBCGI/show.pl?30743220_rez.html http://scans.hebis.de/HEBCGI/show.pl?30743220_bio.html Inhaltsverzeichnis |
| Item Description: | Includes bibliographical references (p. 343) and index |
| Physical Description: | XX, 348 S. graph. Darst. 25x18 cm |
| ISBN: | 9781107027534 1107027535 |
Staff View
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV040442319 | ||
| 003 | DE-604 | ||
| 005 | 20130426 | ||
| 007 | t | ||
| 008 | 120926s2012 d||| |||| 00||| eng d | ||
| 020 | |a 9781107027534 |9 978-1-107-02753-4 | ||
| 020 | |a 1107027535 |9 1-10-702753-5 | ||
| 035 | |a (OCoLC)812376445 | ||
| 035 | |a (DE-599)BVBBV040442319 | ||
| 040 | |a DE-604 |b ger | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-473 |a DE-Aug4 |a DE-29T |a DE-83 |a DE-11 | ||
| 082 | 0 | |a 621.395 | |
| 084 | |a ST 170 |0 (DE-625)143602: |2 rvk | ||
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 084 | |a ZN 5630 |0 (DE-625)157471: |2 rvk | ||
| 100 | 1 | |a Even, Guy |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Digital logic design |b a rigorous approach |c Guy Even ; Moti Medina |
| 250 | |a 1. publ. | ||
| 264 | 1 | |a Cambridge [u.a.] |b Cambridge Univ. Press |c 2012 | |
| 300 | |a XX, 348 S. |b graph. Darst. |c 25x18 cm | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Includes bibliographical references (p. 343) and index | ||
| 650 | 0 | 7 | |a Logischer Entwurf |0 (DE-588)4168051-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Logischer Entwurf |0 (DE-588)4168051-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Medina, Moti |e Verfasser |4 aut | |
| 856 | 4 | |m X:Nielsen |q text/html |u http://scans.hebis.de/HEBCGI/show.pl?30743220_toc.html | |
| 856 | 4 | |m X:Nielsen |q text/html |u http://scans.hebis.de/HEBCGI/show.pl?30743220_kub.html | |
| 856 | 4 | |m X:Nielsen |q text/html |u http://scans.hebis.de/HEBCGI/show.pl?30743220_aub.html | |
| 856 | 4 | |m X:Nielsen |q text/html |u http://scans.hebis.de/HEBCGI/show.pl?30743220_rez.html | |
| 856 | 4 | |m X:Nielsen |q text/html |u http://scans.hebis.de/HEBCGI/show.pl?30743220_bio.html | |
| 856 | 4 | 2 | |m Digitalisierung UB Bamberg |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=025290129&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-025290129 | ||
Record in the Search Index
| _version_ | 1804149499103281152 |
|---|---|
| adam_text | Contents
List of Algorithms page
xi
Preface
xiii
PART I: PRELIMINARIES
1
Sets and Functions
........................................3
1.1
Sets
3
1.2
Relations and Functions
9
1.3
Boolean Functions
13
1.4
Commutative and Associative Binary Operations
15
2
Induction and Recursion
....................................19
2.1
Induction
19
2.2
Recursion
23
2.3
Application: One-to-One and Onto Functions
24
3
Sequences and Series
......................................29
3.1
Sequences
29
3.2
Series
31
4
Directed Graphs
.........................................38
4.1
Definitions
38
4.2
Topological Ordering
41
4.3
Longest Path in a DAG
43
4.4
Rooted Trees
47
5
Binary Representation
.....................................52
5.1
Division and Modulo
52
5.2
Bits and Strings
53
5.3
Bit Ordering
54
5.4
Binary Representation
55
5.5
Computing a Binary Representation
58
5.6*
More on Unique Binary Representation
65
vi
Contents
6
Propositional Logic
.......................................68
6.1
Boolean
Formulas
68
6.2
Truth Assignments
73
6.3
Satisfiability and Logical Equivalence
73
6.4
Interpreting a Boolean Formula as a Function
76
6.5
Substitution
80
6.6
Complete Sets of Connectives
82
6.7
Important Tautologies
86
6.8
De
Morgan s Laws
88
7
Asymptotics
............................................94
7.1
Order of Growth Rates
94
7.2
Recurrence Equations
98
8*
Computer Stories: Big Endian versus Little Endian
..................104
PART II: COMBINATIONAL CIRCUITS
9
Representations of Boolean Functions by Formulas
..................109
9.1
Sum of Products
109
9.2
Product of Sums
113
9.3
The Finite Field GF(2)
115
9.4
Satisfiability
119
9.5
Relation to
Ρ
versus NP
119
9.6*
Minimization Heuristics
120
10*
The Digital Abstraction
....................................133
10.1
Transistors
133
10.2
A CMOS Inverter
135
10.3
From Analog Signals to Digital Signals
136
10.4
Transfer Functions of Gates
138
10.5
The Bounded-Noise Model
140
10.6
The Digital Abstraction in the Presence of Noise
141
10.7
Stable Signals
143
10.8
Summary
143
11
Foundations of Combinational Circuits
.........................145
11.1
Combinational Gates: An Analog Approach
145
11.2
Back to the Digital World
147
11.3
Combinational Gates
149
11.4
Wires and Nets
150
11.5
Combinational Circuits
152
11.6
Properties of Combinational Circuits
156
11.7
Simulation and Delay Analysis
156
11.8
Completeness
160
11.9
Cost and Propagation Delay
164
Contents
vii
11.10
Example: Relative Gate Costs and Delay
165
11.11
Semantics and Syntax
165
11.12
Summary
166
12
Trees
................................................168
12.1
Associative Boolean Functions
168
12.2
Trees of Associative Boolean Gates
170
12.3
Optimality of Trees
175
12.4
Summary
182
13
Decoders and Encoders
....................................184
184
186
192
199
Decoders and Encoders
13.1
Buses
13.2
Decoders
13.3
Encoders
13.4
Summary
Selectors and Shifters
14.1
Multiplexers
14.2
Cyclic Shifters
14.3
Logical Shifters
14.4
Arithmetic Shifters
14.5
Summary
14
Selectors and Shifters
.....................................201
201
205
209
211
213
15
Addition
..............................................215
15.1
Definition of a Binary Adder
215
15.2
Ripple Carry Adder
216
15.3
Lower Bounds
218
15.4
Conditional Sum Adder
220
15.5
Compound Adder
222
15.6
Reductions between Sum and Carry Bits
224
15.7
Redundant and
Nonredundant
Representation
225
15.8
Summary
226
16
Signed Addition
.........................................228
16.1
Representation of Negative Integers
228
16.2
Computing a Two s Complement Representation
229
16.3
Negation in Two s Complement Representation
231
16.4
Properties of Two s Complement Representation
232
16.5
Reduction: Two s Complement Addition to Binary Addition
234
16.6
A Two s-Complement Adder
238
16.7
A Two s Complement Adder/Subtractor
239
16.8
Summary
240
PART III: SYNCHRONOUS CIRCUITS
17
Flip-Flops
.............................................247
17.1
The Clock
247
viü Contents
17.2
Edge-Triggered
Flip-Flop 249
17.3*
Arbitration
250
17.4*
Arbiters: An Impossibility Result
251
17.5*
Necessity of Critical Segments
253
17.6
A Timing Example
255
17.7
Bounding Instability
257
17.8
Other Types of Memory Devices
258
17.9
Summary
261
18
Memory Modules
........................................264
18.1
The Zero Delay Model
264
18.2
Registers
265
18.3
Random Access Memory (RAM)
267
18.4
Read-Only Memory (ROM)
270
18.5
Summary
271
19
Foundations of Synchronous Circuits
...........................272
19.1
Definition
272
19.2
The Canonic Form of a Synchronous Circuit
274
19.3
Timing Analysis: The Canonic Form
275
19.4
Functionality: The Canonic Form
281
19.5
Finite State Machines
282
19.6
Timing Analysis: The General Case
283
19.7
Simulation of Synchronous Circuits
288
19.8
Synthesis and Analysis
289
19.9
Summary
290
20
Synchronous Modules: Analysis and Synthesis
.....................294
20.1
Example: A Two-State FSM
294
20.2
Sequential Adder
296
20.3
Initialization and the Corresponding FSM
298
20.4
Counter
299
20.5
Revisiting Shift Registers
301
20.6
Revisiting RAM
302
PART IV: A SIMPLIFIED DLX
21
The ISA of a Simplified DLX
.................................309
21.1
Why Use Abstractions?
309
21.2
Instruction Set Architecture
310
21.3
Examples of Program Segments
318
21.4
Summary
320
22
A Simplified DLX: Implementation
............................323
22.1
Datapath
323
22.2
Control
330
22.3 RTL
Instructions
335
Contents ix
22.4
Examples of Instruction Execution
336
22.5
Summary
337
Bibliography
343
Index
345
|
| any_adam_object | 1 |
| author | Even, Guy Medina, Moti |
| author_facet | Even, Guy Medina, Moti |
| author_role | aut aut |
| author_sort | Even, Guy |
| author_variant | g e ge m m mm |
| building | Verbundindex |
| bvnumber | BV040442319 |
| classification_rvk | ST 170 ZN 4904 ZN 5630 |
| ctrlnum | (OCoLC)812376445 (DE-599)BVBBV040442319 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 1. publ. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01979nam a2200457zc 4500</leader><controlfield tag="001">BV040442319</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20130426 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">120926s2012 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781107027534</subfield><subfield code="9">978-1-107-02753-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1107027535</subfield><subfield code="9">1-10-702753-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)812376445</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV040442319</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-473</subfield><subfield code="a">DE-Aug4</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-83</subfield><subfield code="a">DE-11</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 170</subfield><subfield code="0">(DE-625)143602:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5630</subfield><subfield code="0">(DE-625)157471:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Even, Guy</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Digital logic design</subfield><subfield code="b">a rigorous approach</subfield><subfield code="c">Guy Even ; Moti Medina</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. publ.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge [u.a.]</subfield><subfield code="b">Cambridge Univ. Press</subfield><subfield code="c">2012</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XX, 348 S.</subfield><subfield code="b">graph. Darst.</subfield><subfield code="c">25x18 cm</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references (p. 343) and index</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Medina, Moti</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="m">X:Nielsen</subfield><subfield code="q">text/html</subfield><subfield code="u">http://scans.hebis.de/HEBCGI/show.pl?30743220_toc.html</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="m">X:Nielsen</subfield><subfield code="q">text/html</subfield><subfield code="u">http://scans.hebis.de/HEBCGI/show.pl?30743220_kub.html</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="m">X:Nielsen</subfield><subfield code="q">text/html</subfield><subfield code="u">http://scans.hebis.de/HEBCGI/show.pl?30743220_aub.html</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="m">X:Nielsen</subfield><subfield code="q">text/html</subfield><subfield code="u">http://scans.hebis.de/HEBCGI/show.pl?30743220_rez.html</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="m">X:Nielsen</subfield><subfield code="q">text/html</subfield><subfield code="u">http://scans.hebis.de/HEBCGI/show.pl?30743220_bio.html</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung UB Bamberg</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=025290129&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-025290129</subfield></datafield></record></collection> |
| id | DE-604.BV040442319 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T00:24:00Z |
| institution | BVB |
| isbn | 9781107027534 1107027535 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-025290129 |
| oclc_num | 812376445 |
| open_access_boolean | |
| owner | DE-473 DE-BY-UBG DE-Aug4 DE-29T DE-83 DE-11 |
| owner_facet | DE-473 DE-BY-UBG DE-Aug4 DE-29T DE-83 DE-11 |
| physical | XX, 348 S. graph. Darst. 25x18 cm |
| publishDate | 2012 |
| publishDateSearch | 2012 |
| publishDateSort | 2012 |
| publisher | Cambridge Univ. Press |
| record_format | marc |
| spelling | Even, Guy Verfasser aut Digital logic design a rigorous approach Guy Even ; Moti Medina 1. publ. Cambridge [u.a.] Cambridge Univ. Press 2012 XX, 348 S. graph. Darst. 25x18 cm txt rdacontent n rdamedia nc rdacarrier Includes bibliographical references (p. 343) and index Logischer Entwurf (DE-588)4168051-0 gnd rswk-swf Logischer Entwurf (DE-588)4168051-0 s DE-604 Medina, Moti Verfasser aut X:Nielsen text/html http://scans.hebis.de/HEBCGI/show.pl?30743220_toc.html X:Nielsen text/html http://scans.hebis.de/HEBCGI/show.pl?30743220_kub.html X:Nielsen text/html http://scans.hebis.de/HEBCGI/show.pl?30743220_aub.html X:Nielsen text/html http://scans.hebis.de/HEBCGI/show.pl?30743220_rez.html X:Nielsen text/html http://scans.hebis.de/HEBCGI/show.pl?30743220_bio.html Digitalisierung UB Bamberg application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=025290129&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Even, Guy Medina, Moti Digital logic design a rigorous approach Logischer Entwurf (DE-588)4168051-0 gnd |
| subject_GND | (DE-588)4168051-0 |
| title | Digital logic design a rigorous approach |
| title_auth | Digital logic design a rigorous approach |
| title_exact_search | Digital logic design a rigorous approach |
| title_full | Digital logic design a rigorous approach Guy Even ; Moti Medina |
| title_fullStr | Digital logic design a rigorous approach Guy Even ; Moti Medina |
| title_full_unstemmed | Digital logic design a rigorous approach Guy Even ; Moti Medina |
| title_short | Digital logic design |
| title_sort | digital logic design a rigorous approach |
| title_sub | a rigorous approach |
| topic | Logischer Entwurf (DE-588)4168051-0 gnd |
| topic_facet | Logischer Entwurf |
| url | http://scans.hebis.de/HEBCGI/show.pl?30743220_toc.html http://scans.hebis.de/HEBCGI/show.pl?30743220_kub.html http://scans.hebis.de/HEBCGI/show.pl?30743220_aub.html http://scans.hebis.de/HEBCGI/show.pl?30743220_rez.html http://scans.hebis.de/HEBCGI/show.pl?30743220_bio.html http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=025290129&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT evenguy digitallogicdesignarigorousapproach AT medinamoti digitallogicdesignarigorousapproach |