BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms:
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Bonn
Forschungsinst. für Diskrete Mathematik
[2007]
|
| Schriftenreihe: | Report / Forschungsinstitut für Diskrete Mathematik
2007,979=07979 |
| Schlagworte: | |
| Beschreibung: | Literaturverz. S. 11 - 12 |
| Beschreibung: | 12 S. Ill., graph. Darst. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV036018156 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 100209s2007 ad|| |||| 00||| eng d | ||
| 035 | |a (DE-599)KBVHUBHU003314819 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 100 | 1 | |a Brenner, Ulrich |d 1973- |e Verfasser |0 (DE-588)131750453 |4 aut | |
| 245 | 1 | 0 | |a BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms |c Ulrich Brenner ; Markus Struzyna ; Jens Vygen |
| 264 | 1 | |a Bonn |b Forschungsinst. für Diskrete Mathematik |c [2007] | |
| 300 | |a 12 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Report / Forschungsinstitut für Diskrete Mathematik |v 2007,979=07979 | |
| 500 | |a Literaturverz. S. 11 - 12 | ||
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a System-on-Chip |0 (DE-588)4740357-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Hardwareentwurf |0 (DE-588)4159103-3 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a System-on-Chip |0 (DE-588)4740357-3 |D s |
| 689 | 0 | 1 | |a Hardwareentwurf |0 (DE-588)4159103-3 |D s |
| 689 | 0 | 2 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Struzyna, Markus |d 1976- |e Verfasser |0 (DE-588)130154199 |4 aut | |
| 700 | 1 | |a Vygen, Jens |d 1967- |e Verfasser |0 (DE-588)14204086X |4 aut | |
| 810 | 2 | |a Forschungsinstitut für Diskrete Mathematik |t Report |v 2007,979=07979 |w (DE-604)BV001337780 |9 2007,979=07979 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-018910338 | ||
Datensatz im Suchindex
| _version_ | 1804141044733837312 |
|---|---|
| any_adam_object | |
| author | Brenner, Ulrich 1973- Struzyna, Markus 1976- Vygen, Jens 1967- |
| author_GND | (DE-588)131750453 (DE-588)130154199 (DE-588)14204086X |
| author_facet | Brenner, Ulrich 1973- Struzyna, Markus 1976- Vygen, Jens 1967- |
| author_role | aut aut aut |
| author_sort | Brenner, Ulrich 1973- |
| author_variant | u b ub m s ms j v jv |
| building | Verbundindex |
| bvnumber | BV036018156 |
| ctrlnum | (DE-599)KBVHUBHU003314819 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01515nam a2200361 cb4500</leader><controlfield tag="001">BV036018156</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">100209s2007 ad|| |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)KBVHUBHU003314819</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Brenner, Ulrich</subfield><subfield code="d">1973-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)131750453</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms</subfield><subfield code="c">Ulrich Brenner ; Markus Struzyna ; Jens Vygen</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Bonn</subfield><subfield code="b">Forschungsinst. für Diskrete Mathematik</subfield><subfield code="c">[2007]</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">12 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Report / Forschungsinstitut für Diskrete Mathematik</subfield><subfield code="v">2007,979=07979</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturverz. S. 11 - 12</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Struzyna, Markus</subfield><subfield code="d">1976-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)130154199</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Vygen, Jens</subfield><subfield code="d">1967-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)14204086X</subfield><subfield code="4">aut</subfield></datafield><datafield tag="810" ind1="2" ind2=" "><subfield code="a">Forschungsinstitut für Diskrete Mathematik</subfield><subfield code="t">Report</subfield><subfield code="v">2007,979=07979</subfield><subfield code="w">(DE-604)BV001337780</subfield><subfield code="9">2007,979=07979</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-018910338</subfield></datafield></record></collection> |
| id | DE-604.BV036018156 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T22:09:37Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-018910338 |
| open_access_boolean | |
| physical | 12 S. Ill., graph. Darst. |
| publishDate | 2007 |
| publishDateSearch | 2007 |
| publishDateSort | 2007 |
| publisher | Forschungsinst. für Diskrete Mathematik |
| record_format | marc |
| series2 | Report / Forschungsinstitut für Diskrete Mathematik |
| spelling | Brenner, Ulrich 1973- Verfasser (DE-588)131750453 aut BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms Ulrich Brenner ; Markus Struzyna ; Jens Vygen Bonn Forschungsinst. für Diskrete Mathematik [2007] 12 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Report / Forschungsinstitut für Diskrete Mathematik 2007,979=07979 Literaturverz. S. 11 - 12 Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf System-on-Chip (DE-588)4740357-3 gnd rswk-swf Hardwareentwurf (DE-588)4159103-3 gnd rswk-swf System-on-Chip (DE-588)4740357-3 s Hardwareentwurf (DE-588)4159103-3 s Schaltungsentwurf (DE-588)4179389-4 s DE-604 Struzyna, Markus 1976- Verfasser (DE-588)130154199 aut Vygen, Jens 1967- Verfasser (DE-588)14204086X aut Forschungsinstitut für Diskrete Mathematik Report 2007,979=07979 (DE-604)BV001337780 2007,979=07979 |
| spellingShingle | Brenner, Ulrich 1973- Struzyna, Markus 1976- Vygen, Jens 1967- BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms Schaltungsentwurf (DE-588)4179389-4 gnd System-on-Chip (DE-588)4740357-3 gnd Hardwareentwurf (DE-588)4159103-3 gnd |
| subject_GND | (DE-588)4179389-4 (DE-588)4740357-3 (DE-588)4159103-3 |
| title | BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms |
| title_auth | BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms |
| title_exact_search | BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms |
| title_full | BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms Ulrich Brenner ; Markus Struzyna ; Jens Vygen |
| title_fullStr | BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms Ulrich Brenner ; Markus Struzyna ; Jens Vygen |
| title_full_unstemmed | BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms Ulrich Brenner ; Markus Struzyna ; Jens Vygen |
| title_short | BonnPlace: placement of leading-edge chips by advanced combinatorial algorithms |
| title_sort | bonnplace placement of leading edge chips by advanced combinatorial algorithms |
| topic | Schaltungsentwurf (DE-588)4179389-4 gnd System-on-Chip (DE-588)4740357-3 gnd Hardwareentwurf (DE-588)4159103-3 gnd |
| topic_facet | Schaltungsentwurf System-on-Chip Hardwareentwurf |
| volume_link | (DE-604)BV001337780 |
| work_keys_str_mv | AT brennerulrich bonnplaceplacementofleadingedgechipsbyadvancedcombinatorialalgorithms AT struzynamarkus bonnplaceplacementofleadingedgechipsbyadvancedcombinatorialalgorithms AT vygenjens bonnplaceplacementofleadingedgechipsbyadvancedcombinatorialalgorithms |