Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment:
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis Microfilm Book |
| Language: | English |
| Published: |
1979
|
| Edition: | [Mikrofiche-Ausg.] |
| Subjects: | |
| Item Description: | Includes bibliographical references (leaves 162-166) |
| Physical Description: | V, 166 leaves graph. Darst. |
Staff View
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV035752317 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | he|uuuuuuuucu | ||
| 008 | 091002s1979 d||| bm||| 00||| eng d | ||
| 035 | |a (OCoLC)6777022 | ||
| 035 | |a (DE-599)BVBBV035752317 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-706 | ||
| 100 | 1 | |a Wu, Kwok-Wai |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment |c by Kwok-Wai Wu |
| 250 | |a [Mikrofiche-Ausg.] | ||
| 264 | 1 | |c 1979 | |
| 300 | |a V, 166 leaves |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b h |2 rdamedia | ||
| 338 | |b he |2 rdacarrier | ||
| 500 | |a Includes bibliographical references (leaves 162-166) | ||
| 502 | |a Austin, Tex., Univ., Diss., 1979 | ||
| 533 | |a Mikroform-Ausgabe |b Ann Arbor, Mich. |c Univ. Microfilms Internat. |d 1980 |e 2 Mikrofiches |n Mikrofiche-Ausg.: |7 s1980 | ||
| 650 | 4 | |a Logic design / Data processing | |
| 650 | 4 | |a Digital integrated circuits | |
| 650 | 4 | |a Digital computer simulation | |
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Digital computer simulation | |
| 650 | 4 | |a Digital integrated circuits | |
| 650 | 4 | |a Logic design |x Data processing | |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 776 | 0 | 8 | |i Reproduktion von |a Wu, Kwok-Wai |t Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment |d 1979 |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-018612343 | ||
Record in the Search Index
| _version_ | 1804140671514181632 |
|---|---|
| any_adam_object | |
| author | Wu, Kwok-Wai |
| author_facet | Wu, Kwok-Wai |
| author_role | aut |
| author_sort | Wu, Kwok-Wai |
| author_variant | k w w kww |
| building | Verbundindex |
| bvnumber | BV035752317 |
| ctrlnum | (OCoLC)6777022 (DE-599)BVBBV035752317 |
| edition | [Mikrofiche-Ausg.] |
| format | Thesis Microfilm Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01750nam a2200397 c 4500</leader><controlfield tag="001">BV035752317</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">he|uuuuuuuucu</controlfield><controlfield tag="008">091002s1979 d||| bm||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)6777022</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV035752317</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Wu, Kwok-Wai</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment</subfield><subfield code="c">by Kwok-Wai Wu</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">[Mikrofiche-Ausg.]</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="c">1979</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">V, 166 leaves</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">h</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">he</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references (leaves 162-166)</subfield></datafield><datafield tag="502" ind1=" " ind2=" "><subfield code="a">Austin, Tex., Univ., Diss., 1979</subfield></datafield><datafield tag="533" ind1=" " ind2=" "><subfield code="a">Mikroform-Ausgabe</subfield><subfield code="b">Ann Arbor, Mich.</subfield><subfield code="c">Univ. Microfilms Internat.</subfield><subfield code="d">1980</subfield><subfield code="e">2 Mikrofiches</subfield><subfield code="n">Mikrofiche-Ausg.:</subfield><subfield code="7">s1980</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design / Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital integrated circuits</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital computer simulation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital computer simulation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital integrated circuits</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Reproduktion von</subfield><subfield code="a">Wu, Kwok-Wai</subfield><subfield code="t">Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment</subfield><subfield code="d">1979</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-018612343</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV035752317 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T22:03:41Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-018612343 |
| oclc_num | 6777022 |
| open_access_boolean | |
| owner | DE-706 |
| owner_facet | DE-706 |
| physical | V, 166 leaves graph. Darst. |
| publishDate | 1979 |
| publishDateSearch | 1979 |
| publishDateSort | 1979 |
| record_format | marc |
| spelling | Wu, Kwok-Wai Verfasser aut Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment by Kwok-Wai Wu [Mikrofiche-Ausg.] 1979 V, 166 leaves graph. Darst. txt rdacontent h rdamedia he rdacarrier Includes bibliographical references (leaves 162-166) Austin, Tex., Univ., Diss., 1979 Mikroform-Ausgabe Ann Arbor, Mich. Univ. Microfilms Internat. 1980 2 Mikrofiches Mikrofiche-Ausg.: s1980 Logic design / Data processing Digital integrated circuits Digital computer simulation Datenverarbeitung Logic design Data processing (DE-588)4113937-9 Hochschulschrift gnd-content Reproduktion von Wu, Kwok-Wai Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment 1979 |
| spellingShingle | Wu, Kwok-Wai Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment Logic design / Data processing Digital integrated circuits Digital computer simulation Datenverarbeitung Logic design Data processing |
| subject_GND | (DE-588)4113937-9 |
| title | Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment |
| title_auth | Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment |
| title_exact_search | Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment |
| title_full | Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment by Kwok-Wai Wu |
| title_fullStr | Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment by Kwok-Wai Wu |
| title_full_unstemmed | Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment by Kwok-Wai Wu |
| title_short | Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment |
| title_sort | synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment |
| topic | Logic design / Data processing Digital integrated circuits Digital computer simulation Datenverarbeitung Logic design Data processing |
| topic_facet | Logic design / Data processing Digital integrated circuits Digital computer simulation Datenverarbeitung Logic design Data processing Hochschulschrift |
| work_keys_str_mv | AT wukwokwai synthesisofaccurateandefficientfunctionalmodellingtechniquesforperformingdesignverificationofverylargescaleintegrateddigitalcircuitsandsystemsinahierarchicaldigitallogicsimulationenvironment |