Synthesis of accurate and efficient functional modelling techniques for performing design verification of very large scale integrated digital circuits and systems in a hierarchical digital logic simulation environment - Wu, Kwok-Wai (1979)
Includes bibliographical references (leaves 162-166)