Holdings: Fundamentals of digital logic with Verilog design

Fundamentals of digital logic with Verilog design:

Saved in:

Bibliographic Details
Main Author:	Brown, Stephen D. (Author)
Format:	Book
Language:	English
Published:	Boston McGraw-Hill Higher Education 2008
Edition:	2. ed
Subjects:	Logic circuits / Design and construction / Data processing Verilog (Computer hardware description language) Computer-aided design Datenverarbeitung Logic circuits > Design and construction > Data processing VERILOG Logische Schaltung Digitalschaltung
Online Access:	lizenzfrei lizenzfrei Inhaltsverzeichnis
Physical Description:	XIX, 935 S. graph. Darst. 24 cm 1 CD-ROM (12 cm)
ISBN:	9780073380339 0073380334 9780077211646 0077211642

Staff View

MARC


LEADER	00000nam a2200000 c 4500
001	BV035568368
003	DE-604
005	20121129
007	t
008	090617s2008 d\|\|\| \|\|\|\| 00\|\|\| eng d
020			\|a 9780073380339 \|c hard copy : alk. paper \|9 978-0-07-338033-9
020			\|a 0073380334 \|c hard copy : alk. paper \|9 0-07-338033-4
020			\|a 9780077211646 \|9 978-0-07-721164-6
020			\|a 0077211642 \|9 0-07-721164-2
035			\|a (OCoLC)85692907
035			\|a (DE-599)GBV525458301
040			\|a DE-604 \|b ger \|e aacr
041	0		\|a eng
049			\|a DE-91G
050		0	\|a TK7868.L6
082	0		\|a 621.39/2 \|2 22
084			\|a ELT 453f \|2 stub
084			\|a DAT 195f \|2 stub
084			\|a DAT 190f \|2 stub
084			\|a DAT 370f \|2 stub
100	1		\|a Brown, Stephen D. \|e Verfasser \|4 aut
245	1	0	\|a Fundamentals of digital logic with Verilog design \|c Stephen Brown and Zvonko Vranesic
250			\|a 2. ed
264		1	\|a Boston \|b McGraw-Hill Higher Education \|c 2008
300			\|a XIX, 935 S. \|b graph. Darst. \|c 24 cm \|e 1 CD-ROM (12 cm)
336			\|b txt \|2 rdacontent
337			\|b n \|2 rdamedia
338			\|b nc \|2 rdacarrier
650		0	\|a Logic circuits / Design and construction / Data processing
650		0	\|a Verilog (Computer hardware description language)
650		0	\|a Computer-aided design
650		4	\|a Datenverarbeitung
650		4	\|a Computer-aided design
650		4	\|a Logic circuits \|x Design and construction \|x Data processing
650		4	\|a Verilog (Computer hardware description language)
650	0	7	\|a VERILOG \|0 (DE-588)4268385-3 \|2 gnd \|9 rswk-swf
650	0	7	\|a Logische Schaltung \|0 (DE-588)4131023-8 \|2 gnd \|9 rswk-swf
650	0	7	\|a Digitalschaltung \|0 (DE-588)4012295-5 \|2 gnd \|9 rswk-swf
689	0	0	\|a Logische Schaltung \|0 (DE-588)4131023-8 \|D s
689	0	1	\|a Digitalschaltung \|0 (DE-588)4012295-5 \|D s
689	0	2	\|a VERILOG \|0 (DE-588)4268385-3 \|D s
689	0		\|5 DE-604
700	1		\|a Vranesic, Zvonko G. \|e Sonstige \|4 oth
856	4		\|u http://www.loc.gov/catdir/enhancements/fy0803/2007008622-b.html \|y Contributor biographical information \|z lizenzfrei
856	4		\|u http://www.loc.gov/catdir/enhancements/fy0803/2007008622-d.html \|y Publisher description \|z lizenzfrei
856	4		\|u http://www.loc.gov/catdir/toc/ecip0712/2007008622.html \|z lizenzfrei \|3 Inhaltsverzeichnis
999			\|a oai:aleph.bib-bvb.de:BVB01-017623993

Record in the Search Index

_version_	1804139220769439744
any_adam_object
author	Brown, Stephen D.
author_facet	Brown, Stephen D.
author_role	aut
author_sort	Brown, Stephen D.
author_variant	s d b sd sdb
building	Verbundindex
bvnumber	BV035568368
callnumber-first	T - Technology
callnumber-label	TK7868
callnumber-raw	TK7868.L6
callnumber-search	TK7868.L6
callnumber-sort	TK 47868 L6
callnumber-subject	TK - Electrical and Nuclear Engineering
classification_tum	ELT 453f DAT 195f DAT 190f DAT 370f
ctrlnum	(OCoLC)85692907 (DE-599)GBV525458301
dewey-full	621.39/2
dewey-hundreds	600 - Technology (Applied sciences)
dewey-ones	621 - Applied physics
dewey-raw	621.39/2
dewey-search	621.39/2
dewey-sort	3621.39 12
dewey-tens	620 - Engineering and allied operations
discipline	Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik
edition	2. ed
format	Book
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02326nam a2200589 c 4500</leader><controlfield tag="001">BV035568368</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20121129 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">090617s2008 d\|\|\| \|\|\|\| 00\|\|\| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780073380339</subfield><subfield code="c">hard copy : alk. paper</subfield><subfield code="9">978-0-07-338033-9</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0073380334</subfield><subfield code="c">hard copy : alk. paper</subfield><subfield code="9">0-07-338033-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780077211646</subfield><subfield code="9">978-0-07-721164-6</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0077211642</subfield><subfield code="9">0-07-721164-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)85692907</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)GBV525458301</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7868.L6</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/2</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 453f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 195f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 190f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 370f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Brown, Stephen D.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Fundamentals of digital logic with Verilog design</subfield><subfield code="c">Stephen Brown and Zvonko Vranesic</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">2. ed</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston</subfield><subfield code="b">McGraw-Hill Higher Education</subfield><subfield code="c">2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIX, 935 S.</subfield><subfield code="b">graph. Darst.</subfield><subfield code="c">24 cm</subfield><subfield code="e">1 CD-ROM (12 cm)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Logic circuits / Design and construction / Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic circuits</subfield><subfield code="x">Design and construction</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Verilog (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitalschaltung</subfield><subfield code="0">(DE-588)4012295-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Digitalschaltung</subfield><subfield code="0">(DE-588)4012295-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Vranesic, Zvonko G.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="u">http://www.loc.gov/catdir/enhancements/fy0803/2007008622-b.html</subfield><subfield code="y">Contributor biographical information</subfield><subfield code="z">lizenzfrei</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="u">http://www.loc.gov/catdir/enhancements/fy0803/2007008622-d.html</subfield><subfield code="y">Publisher description</subfield><subfield code="z">lizenzfrei</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="u">http://www.loc.gov/catdir/toc/ecip0712/2007008622.html</subfield><subfield code="z">lizenzfrei</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-017623993</subfield></datafield></record></collection>
id	DE-604.BV035568368
illustrated	Illustrated
indexdate	2024-07-09T21:40:38Z
institution	BVB
isbn	9780073380339 0073380334 9780077211646 0077211642
language	English
oai_aleph_id	oai:aleph.bib-bvb.de:BVB01-017623993
oclc_num	85692907
open_access_boolean
owner	DE-91G DE-BY-TUM
owner_facet	DE-91G DE-BY-TUM
physical	XIX, 935 S. graph. Darst. 24 cm 1 CD-ROM (12 cm)
publishDate	2008
publishDateSearch	2008
publishDateSort	2008
publisher	McGraw-Hill Higher Education
record_format	marc
spelling	Brown, Stephen D. Verfasser aut Fundamentals of digital logic with Verilog design Stephen Brown and Zvonko Vranesic 2. ed Boston McGraw-Hill Higher Education 2008 XIX, 935 S. graph. Darst. 24 cm 1 CD-ROM (12 cm) txt rdacontent n rdamedia nc rdacarrier Logic circuits / Design and construction / Data processing Verilog (Computer hardware description language) Computer-aided design Datenverarbeitung Logic circuits Design and construction Data processing VERILOG (DE-588)4268385-3 gnd rswk-swf Logische Schaltung (DE-588)4131023-8 gnd rswk-swf Digitalschaltung (DE-588)4012295-5 gnd rswk-swf Logische Schaltung (DE-588)4131023-8 s Digitalschaltung (DE-588)4012295-5 s VERILOG (DE-588)4268385-3 s DE-604 Vranesic, Zvonko G. Sonstige oth http://www.loc.gov/catdir/enhancements/fy0803/2007008622-b.html Contributor biographical information lizenzfrei http://www.loc.gov/catdir/enhancements/fy0803/2007008622-d.html Publisher description lizenzfrei http://www.loc.gov/catdir/toc/ecip0712/2007008622.html lizenzfrei Inhaltsverzeichnis
spellingShingle	Brown, Stephen D. Fundamentals of digital logic with Verilog design Logic circuits / Design and construction / Data processing Verilog (Computer hardware description language) Computer-aided design Datenverarbeitung Logic circuits Design and construction Data processing VERILOG (DE-588)4268385-3 gnd Logische Schaltung (DE-588)4131023-8 gnd Digitalschaltung (DE-588)4012295-5 gnd
subject_GND	(DE-588)4268385-3 (DE-588)4131023-8 (DE-588)4012295-5
title	Fundamentals of digital logic with Verilog design
title_auth	Fundamentals of digital logic with Verilog design
title_exact_search	Fundamentals of digital logic with Verilog design
title_full	Fundamentals of digital logic with Verilog design Stephen Brown and Zvonko Vranesic
title_fullStr	Fundamentals of digital logic with Verilog design Stephen Brown and Zvonko Vranesic
title_full_unstemmed	Fundamentals of digital logic with Verilog design Stephen Brown and Zvonko Vranesic
title_short	Fundamentals of digital logic with Verilog design
title_sort	fundamentals of digital logic with verilog design
topic	Logic circuits / Design and construction / Data processing Verilog (Computer hardware description language) Computer-aided design Datenverarbeitung Logic circuits Design and construction Data processing VERILOG (DE-588)4268385-3 gnd Logische Schaltung (DE-588)4131023-8 gnd Digitalschaltung (DE-588)4012295-5 gnd
topic_facet	Logic circuits / Design and construction / Data processing Verilog (Computer hardware description language) Computer-aided design Datenverarbeitung Logic circuits Design and construction Data processing VERILOG Logische Schaltung Digitalschaltung
url	http://www.loc.gov/catdir/enhancements/fy0803/2007008622-b.html http://www.loc.gov/catdir/enhancements/fy0803/2007008622-d.html http://www.loc.gov/catdir/toc/ecip0712/2007008622.html
work_keys_str_mv	AT brownstephend fundamentalsofdigitallogicwithverilogdesign AT vranesiczvonkog fundamentalsofdigitallogicwithverilogdesign

Holdings

There is no print copy available.

Interlibrary loan Place Request Caution: Not in THWS collection! Indexes

MARC

Record in the Search Index

There is no print copy available.

Similar Items