Advanced automation in formal verification of processors:
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Abschlussarbeit Buch |
Sprache: | English |
Veröffentlicht: |
Aachen
Shaker
2009
|
Schriftenreihe: | Berichte aus der Informatik
|
Schlagworte: | |
Online-Zugang: | Inhaltsverzeichnis |
Beschreibung: | III, 173 S. graph. Darst. |
ISBN: | 9783832286194 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV026810902 | ||
003 | DE-604 | ||
005 | 20110228 | ||
007 | t | ||
008 | 110326s2009 d||| m||| 00||| eng d | ||
015 | |a 09,N49,0009 |2 dnb | ||
015 | |a 09,A52,0097 |2 dnb | ||
016 | 7 | |a 998313092 |2 DE-101 | |
020 | |a 9783832286194 |9 978-3-8322-8619-4 | ||
035 | |a (OCoLC)492287320 | ||
035 | |a (DE-599)DNB998313092 | ||
040 | |a DE-604 |b ger |e rakwb | ||
041 | 0 | |a eng | |
049 | |a DE-188 | ||
082 | 0 | |a 004.22 |2 22/ger | |
082 | 0 | |a 004.16 |2 22/ger | |
084 | |a 004 |2 sdnb | ||
100 | 1 | |a Kühne, Ulrich |e Verfasser |4 aut | |
245 | 1 | 0 | |a Advanced automation in formal verification of processors |c Ulrich Kühne |
264 | 1 | |a Aachen |b Shaker |c 2009 | |
300 | |a III, 173 S. |b graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 0 | |a Berichte aus der Informatik | |
502 | |a Zugl.: Bremen, Univ., Diss., 2009 | ||
650 | 0 | 7 | |a Verifikation |0 (DE-588)4135577-5 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Formale Methode |0 (DE-588)4333722-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Prozessor |0 (DE-588)4176076-1 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Bounded Model Checking |0 (DE-588)4769528-6 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Hardwareentwurf |0 (DE-588)4159103-3 |2 gnd |9 rswk-swf |
655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
689 | 0 | 0 | |a Prozessor |0 (DE-588)4176076-1 |D s |
689 | 0 | 1 | |a Hardwareentwurf |0 (DE-588)4159103-3 |D s |
689 | 0 | 2 | |a Verifikation |0 (DE-588)4135577-5 |D s |
689 | 0 | 3 | |a Formale Methode |0 (DE-588)4333722-3 |D s |
689 | 0 | 4 | |a Bounded Model Checking |0 (DE-588)4769528-6 |D s |
689 | 0 | |5 DE-188 | |
856 | 4 | 2 | |m DNB Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=022342745&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
999 | |a oai:aleph.bib-bvb.de:BVB01-022342745 |
Datensatz im Suchindex
_version_ | 1804145437585702912 |
---|---|
adam_text | IMAGE 1
CONTENTS
1 INTRODUCTION 1
2 BACKGROUND 11
2.1 BINARY DECISION DIAGRAMS 11
2.2 DECISION PROCEDURES 13
2.2.1 BOOLEAN SATISFIABILITY 14
2.2.2 SATISFIABILITY MODULO THEORIES 15
2.2.3 QUANTIFIED BOOLEAN FORMULAE 16
2.3 BOUNDED MODEL CHECKING 16
2.3.1 SEMANTICS OF BOUNDED PSL 17
2.3.2 ENCODING AS A SAT PROBLEM 21
2.3.3 FC-INDUCTION 23
2.3.4 O-INDUCTION 24
2.3.5 INTERVAL PROPERTY CHECKING IN THE ONESPIN FLOW . . .. 25 2.4 THE
WOLFRAM FRAMEWORK 28
3 BOTTOM-UP - FORMALIZING THE SPECIFICATION 31
3.1 BOUNDED MODEL CHECKING 33
3.1.1 RISC CPU 33
3.1.2 BLOCK LEVEL 34
3.1.3 INSTRUCTION SET ARCHITECTURE LEVEL 38
3.1.4 SOFTWARE LEVEL 41
3.1.5 SUMMARY 44
3.2 COVERAGE ANALYSIS 45
3.2.1 RELATED WORK 45
3.2.2 IDEA 47
3.2.3 GENERATING THE COVERAGE PROPERTY 47
3.2.4 APPLICABILITY AND LIMITATIONS 51
3.2.5 RESULTS 52
3.2.6 SUMMARY 57
3.3 PROPERTY ANALYSIS 58
BIBLIOGRAFISCHE INFORMATIONEN HTTP://D-NB.INFO/998313092
DIGITALISIERT DURCH
IMAGE 2
3.3.1 RELATED WORK 59
3.3.2 IDEA 59
3.3.3 ALGORITHM 60
3.3.4 DISCUSSION 62
3.3.5 RESULTS 63
3.3.6 SUMMARY 64
3.4 INVERSE PROPERTY CHECKING 65
3.4.1 RELATED WORK 65
3.4.2 ALGORITHM 65
3.4.3 INTEGRATION WITH COVERAGE ANALYSIS 68
3.4.4 RESULTS 70
3.4.5 SUMMARY 71
3.5 DISCUSSION 73
4 TOP-DOWN - PROCESSOR VERIFICATION METHODOLOGY 75
4.1 PROCESSOR DESIGN AND VERIFICATION 77
4.1.1 AUTOMATED PIPELINE DESIGN 77
4.1.2 INCREMENTAL DESIGN AND VERIFICATION 78
4.1.3 PROCESSOR VERIFICATION 78
4.2 VERIFICATION OF PROCESSORS BASED ON ARCHITECTURAL MODELS . .. 81
4.2.1 CONTRIBUTION AND RELATED WORK 82
4.2.2 OVERVIEW 83
4.2.3 ARCHITECTURE DESCRIPTION 86
4.2.4 GENERAL PROCESSOR MODEL 88
4.2.5 GENERATING THE PROPERTY SUITE 100
4.2.6 COMPLETENESS 105
4.2.7 APPLICATIONS 106
4.2.8 APPLICABILITY AND LIMITATIONS 114
4.2.9 SUMMARY 115
4.3 GENERATING AN INSTRUCTION SET SIMULATOR 117
4.3.1 BACKGROUND AND RELATED WORK 119
4.3.2 GENERATION OF THE ISS 120
4.3.3 RESULTS 126
4.3.4 SUMMARY 128
4.4 AUTOMATED SOFTWARE SYNTHESIS WITH ARCHITECTURAL MODELS . . . 129
4.4.1 ARCHITECTURE AND SOFTWARE SPECIFICATION 130
4.4.2 QBF MODEL AND ALGORITHM 133
4.4.3 APPLICATIONS 135
4.4.4 SUMMARY 137
5 CONCLUSIONS AND PERSPECTIVES 139
IMAGE 3
A BOUNDED PSL SYNTAX 143
B ISA DESCRIPTION SYNTAX 149
GLOSSARY 157
BIBLIOGRAPHY 159
|
any_adam_object | 1 |
author | Kühne, Ulrich |
author_facet | Kühne, Ulrich |
author_role | aut |
author_sort | Kühne, Ulrich |
author_variant | u k uk |
building | Verbundindex |
bvnumber | BV026810902 |
ctrlnum | (OCoLC)492287320 (DE-599)DNB998313092 |
dewey-full | 004.22 004.16 |
dewey-hundreds | 000 - Computer science, information, general works |
dewey-ones | 004 - Computer science |
dewey-raw | 004.22 004.16 |
dewey-search | 004.22 004.16 |
dewey-sort | 14.22 |
dewey-tens | 000 - Computer science, information, general works |
discipline | Informatik |
format | Thesis Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01932nam a2200505 c 4500</leader><controlfield tag="001">BV026810902</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20110228 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">110326s2009 d||| m||| 00||| eng d</controlfield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">09,N49,0009</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="015" ind1=" " ind2=" "><subfield code="a">09,A52,0097</subfield><subfield code="2">dnb</subfield></datafield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">998313092</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783832286194</subfield><subfield code="9">978-3-8322-8619-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)492287320</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)DNB998313092</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-188</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004.22</subfield><subfield code="2">22/ger</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004.16</subfield><subfield code="2">22/ger</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">004</subfield><subfield code="2">sdnb</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Kühne, Ulrich</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Advanced automation in formal verification of processors</subfield><subfield code="c">Ulrich Kühne</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Aachen</subfield><subfield code="b">Shaker</subfield><subfield code="c">2009</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">III, 173 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Berichte aus der Informatik</subfield></datafield><datafield tag="502" ind1=" " ind2=" "><subfield code="a">Zugl.: Bremen, Univ., Diss., 2009</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Formale Methode</subfield><subfield code="0">(DE-588)4333722-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Prozessor</subfield><subfield code="0">(DE-588)4176076-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Bounded Model Checking</subfield><subfield code="0">(DE-588)4769528-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Prozessor</subfield><subfield code="0">(DE-588)4176076-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Verifikation</subfield><subfield code="0">(DE-588)4135577-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="3"><subfield code="a">Formale Methode</subfield><subfield code="0">(DE-588)4333722-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="4"><subfield code="a">Bounded Model Checking</subfield><subfield code="0">(DE-588)4769528-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-188</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">DNB Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=022342745&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-022342745</subfield></datafield></record></collection> |
genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
genre_facet | Hochschulschrift |
id | DE-604.BV026810902 |
illustrated | Illustrated |
indexdate | 2024-07-09T23:19:26Z |
institution | BVB |
isbn | 9783832286194 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-022342745 |
oclc_num | 492287320 |
open_access_boolean | |
owner | DE-188 |
owner_facet | DE-188 |
physical | III, 173 S. graph. Darst. |
publishDate | 2009 |
publishDateSearch | 2009 |
publishDateSort | 2009 |
publisher | Shaker |
record_format | marc |
series2 | Berichte aus der Informatik |
spelling | Kühne, Ulrich Verfasser aut Advanced automation in formal verification of processors Ulrich Kühne Aachen Shaker 2009 III, 173 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Berichte aus der Informatik Zugl.: Bremen, Univ., Diss., 2009 Verifikation (DE-588)4135577-5 gnd rswk-swf Formale Methode (DE-588)4333722-3 gnd rswk-swf Prozessor (DE-588)4176076-1 gnd rswk-swf Bounded Model Checking (DE-588)4769528-6 gnd rswk-swf Hardwareentwurf (DE-588)4159103-3 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Prozessor (DE-588)4176076-1 s Hardwareentwurf (DE-588)4159103-3 s Verifikation (DE-588)4135577-5 s Formale Methode (DE-588)4333722-3 s Bounded Model Checking (DE-588)4769528-6 s DE-188 DNB Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=022342745&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
spellingShingle | Kühne, Ulrich Advanced automation in formal verification of processors Verifikation (DE-588)4135577-5 gnd Formale Methode (DE-588)4333722-3 gnd Prozessor (DE-588)4176076-1 gnd Bounded Model Checking (DE-588)4769528-6 gnd Hardwareentwurf (DE-588)4159103-3 gnd |
subject_GND | (DE-588)4135577-5 (DE-588)4333722-3 (DE-588)4176076-1 (DE-588)4769528-6 (DE-588)4159103-3 (DE-588)4113937-9 |
title | Advanced automation in formal verification of processors |
title_auth | Advanced automation in formal verification of processors |
title_exact_search | Advanced automation in formal verification of processors |
title_full | Advanced automation in formal verification of processors Ulrich Kühne |
title_fullStr | Advanced automation in formal verification of processors Ulrich Kühne |
title_full_unstemmed | Advanced automation in formal verification of processors Ulrich Kühne |
title_short | Advanced automation in formal verification of processors |
title_sort | advanced automation in formal verification of processors |
topic | Verifikation (DE-588)4135577-5 gnd Formale Methode (DE-588)4333722-3 gnd Prozessor (DE-588)4176076-1 gnd Bounded Model Checking (DE-588)4769528-6 gnd Hardwareentwurf (DE-588)4159103-3 gnd |
topic_facet | Verifikation Formale Methode Prozessor Bounded Model Checking Hardwareentwurf Hochschulschrift |
url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=022342745&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
work_keys_str_mv | AT kuhneulrich advancedautomationinformalverificationofprocessors |