Zur automatischen Layoutsynthese von Logikzellen:
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis Book |
| Language: | German |
| Published: |
Berlin
1991
|
| Subjects: | |
| Physical Description: | XIII, 140 S. Ill. |
Staff View
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV024779448 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 100417s1991 a||| m||| 00||| ger d | ||
| 035 | |a (OCoLC)75321947 | ||
| 035 | |a (DE-599)BVBBV024779448 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a ger | |
| 049 | |a DE-11 | ||
| 100 | 1 | |a Auer, Edgar A. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Zur automatischen Layoutsynthese von Logikzellen |
| 264 | 1 | |a Berlin |c 1991 | |
| 300 | |a XIII, 140 S. |b Ill. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 502 | |a München, Techn. Univ., Fak. für Elektrotechn. u. Informationstechn., Diss., 1992 | ||
| 650 | 0 | 7 | |a Gate-Array-Bauelement |0 (DE-588)4113666-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Layout |g Mikroelektronik |0 (DE-588)4264372-7 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)4113937-9 |a Hochschulschrift |2 gnd-content | |
| 689 | 0 | 0 | |a Layout |g Mikroelektronik |0 (DE-588)4264372-7 |D s |
| 689 | 0 | 1 | |a Gate-Array-Bauelement |0 (DE-588)4113666-4 |D s |
| 689 | 0 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-019462087 | ||
Record in the Search Index
| _version_ | 1804141766114279424 |
|---|---|
| any_adam_object | |
| author | Auer, Edgar A. |
| author_facet | Auer, Edgar A. |
| author_role | aut |
| author_sort | Auer, Edgar A. |
| author_variant | e a a ea eaa |
| building | Verbundindex |
| bvnumber | BV024779448 |
| ctrlnum | (OCoLC)75321947 (DE-599)BVBBV024779448 |
| format | Thesis Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01088nam a2200325 c 4500</leader><controlfield tag="001">BV024779448</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">100417s1991 a||| m||| 00||| ger d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)75321947</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV024779448</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">ger</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-11</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Auer, Edgar A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Zur automatischen Layoutsynthese von Logikzellen</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Berlin</subfield><subfield code="c">1991</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIII, 140 S.</subfield><subfield code="b">Ill.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="502" ind1=" " ind2=" "><subfield code="a">München, Techn. Univ., Fak. für Elektrotechn. u. Informationstechn., Diss., 1992</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Gate-Array-Bauelement</subfield><subfield code="0">(DE-588)4113666-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Layout</subfield><subfield code="g">Mikroelektronik</subfield><subfield code="0">(DE-588)4264372-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)4113937-9</subfield><subfield code="a">Hochschulschrift</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Layout</subfield><subfield code="g">Mikroelektronik</subfield><subfield code="0">(DE-588)4264372-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Gate-Array-Bauelement</subfield><subfield code="0">(DE-588)4113666-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-019462087</subfield></datafield></record></collection> |
| genre | (DE-588)4113937-9 Hochschulschrift gnd-content |
| genre_facet | Hochschulschrift |
| id | DE-604.BV024779448 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T22:21:05Z |
| institution | BVB |
| language | German |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-019462087 |
| oclc_num | 75321947 |
| open_access_boolean | |
| owner | DE-11 |
| owner_facet | DE-11 |
| physical | XIII, 140 S. Ill. |
| publishDate | 1991 |
| publishDateSearch | 1991 |
| publishDateSort | 1991 |
| record_format | marc |
| spelling | Auer, Edgar A. Verfasser aut Zur automatischen Layoutsynthese von Logikzellen Berlin 1991 XIII, 140 S. Ill. txt rdacontent n rdamedia nc rdacarrier München, Techn. Univ., Fak. für Elektrotechn. u. Informationstechn., Diss., 1992 Gate-Array-Bauelement (DE-588)4113666-4 gnd rswk-swf Layout Mikroelektronik (DE-588)4264372-7 gnd rswk-swf (DE-588)4113937-9 Hochschulschrift gnd-content Layout Mikroelektronik (DE-588)4264372-7 s Gate-Array-Bauelement (DE-588)4113666-4 s DE-604 |
| spellingShingle | Auer, Edgar A. Zur automatischen Layoutsynthese von Logikzellen Gate-Array-Bauelement (DE-588)4113666-4 gnd Layout Mikroelektronik (DE-588)4264372-7 gnd |
| subject_GND | (DE-588)4113666-4 (DE-588)4264372-7 (DE-588)4113937-9 |
| title | Zur automatischen Layoutsynthese von Logikzellen |
| title_auth | Zur automatischen Layoutsynthese von Logikzellen |
| title_exact_search | Zur automatischen Layoutsynthese von Logikzellen |
| title_full | Zur automatischen Layoutsynthese von Logikzellen |
| title_fullStr | Zur automatischen Layoutsynthese von Logikzellen |
| title_full_unstemmed | Zur automatischen Layoutsynthese von Logikzellen |
| title_short | Zur automatischen Layoutsynthese von Logikzellen |
| title_sort | zur automatischen layoutsynthese von logikzellen |
| topic | Gate-Array-Bauelement (DE-588)4113666-4 gnd Layout Mikroelektronik (DE-588)4264372-7 gnd |
| topic_facet | Gate-Array-Bauelement Layout Mikroelektronik Hochschulschrift |
| work_keys_str_mv | AT aueredgara zurautomatischenlayoutsynthesevonlogikzellen |