High performance ASIC design: using synthesizable domino logic in an ASIC flow
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
Cambridge [u.a.]
Cambridge University Press
2008
|
| Ausgabe: | 1. publ. |
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Beschreibung: | Includes bibliographical references and index |
| Beschreibung: | X, 145 S. Ill., graph. Darst. 26 cm |
| ISBN: | 9780521873345 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV024629332 | ||
| 003 | DE-604 | ||
| 005 | 20100422 | ||
| 007 | t | ||
| 008 | 090924s2008 ad|| |||| 00||| eng d | ||
| 020 | |a 9780521873345 |9 978-0-521-87334-5 | ||
| 035 | |a (OCoLC)214323038 | ||
| 035 | |a (DE-599)BVBBV024629332 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-83 |a DE-29T | ||
| 050 | 0 | |a TK7874.6 | |
| 082 | 0 | |a 621.39/5 |2 22 | |
| 084 | |a ZN 4904 |0 (DE-625)157419: |2 rvk | ||
| 100 | 1 | |a Hossain, Razak |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a High performance ASIC design |b using synthesizable domino logic in an ASIC flow |c Razak Hossain |
| 250 | |a 1. publ. | ||
| 264 | 1 | |a Cambridge [u.a.] |b Cambridge University Press |c 2008 | |
| 300 | |a X, 145 S. |b Ill., graph. Darst. |c 26 cm | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 500 | |a Includes bibliographical references and index | ||
| 650 | 4 | |a Application-specific integrated circuits |x Design and construction |x Computer-aided design | |
| 650 | 4 | |a Logic circuits |x Computer-aided design | |
| 650 | 4 | |a Very high speed integrated circuits |x Computer-aided design | |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Kundenspezifische Schaltung |0 (DE-588)4122250-7 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Logische Schaltung |0 (DE-588)4131023-8 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Kundenspezifische Schaltung |0 (DE-588)4122250-7 |D s |
| 689 | 0 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Logische Schaltung |0 (DE-588)4131023-8 |D s |
| 689 | 1 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 1 | |5 DE-604 | |
| 856 | 4 | 2 | |m GBV Datenaustausch |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=018600948&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-018600948 | ||
Datensatz im Suchindex
| _version_ | 1804140652583190528 |
|---|---|
| adam_text | HIGH PERFORMANCE ASIC DESIGN USING SYNTHESIZABLE DOMINO LOGIC IN AN ASIC
FLOW RAZAK HOSSAIN STMICROELECTRONICS M. CAMBRIDGE UNIVERSITY PRESS
CONTENTS PREFACE PAGE VII ABBREVIATIONS IX AN INTRODUCTION TO DOMINO
LOGIC 1 1.1 CMOS AND NMOS 1 1.2 DOMINO LOGIC CIRCUITS 5 1.3 CLOCKING
DOMINO LOGIC 12 1.4 SUMMARY 15 HIGH-SPEED DIGITAL DESIGN 18 2.1
MICROPROCESSORS SINCE 1989 18 2.2 MICROARCHITECTURES FOR HIGH SPEED 22
2.3 DESIGNING AND USING HIGH-SPEED MEMORIES 31 2.4 WHAT TO REMEMBER IF
APPLYING DOMINO LOGIC 35 DOMINO LOGIC LIBRARY DESIGN 37 3.1 HIGH-SPEED
DIGITAL CIRCUIT DESIGN 37 3.2 AN INTRODUCTION TO STANDARD CELLS 42 3.3
DESIGNING A HIGH-PERFORMANCE STANDARD CELL LIBRARY 45 3.4 CIRCUIT DESIGN
OF DOMINO LOGIC CELLS: A QUALITATIVE APPROACH 48 3.5 CIRCUIT DESIGN OF
DOMINO LOGIC CELLS: A QUANTITATIVE APPROACH 51 3.6 CHARACTERIZING DOMINO
LOGIC-COMPATIBLE REGISTERS 63 3.7 LAYOUT OF DOMINO LOGIC STANDARD CELLS
65 3.8 TIMING MODELS FOR DOMINO LOGIC CELLS 66 DOMINO LOGIC SYNTHESIS 70
4.1 INTRODUCTION TO DOMINO LOGIC SYNTHESIS 70 4.2 UNATE TRANSFORM 73 4.3
PHASE ASSIGNMENT 75 4.4 PHASE-ASSIGNMENT RULES 77 4.5 AN EXAMPLE DOMINO
SYNTHESIS FLOW 86 4.6 SCHEMATIC CAPTURE OF DOMINO DESIGNS 106 VI
CONTENTS CIRCUITS DESIGNED WITH DOMINO LOGIC IN AN ASIC FLOW 108 5.1
INTRODUCTION 108 5.2 DOMINO INTEGER EXECUTION UNIT 108 5.3 A SYNTHESIZED
DOMINO LOGIC DSP CORE 119 5.4 A SYNTHESIZABLE DOMINO LOGIC VITERBI
ADD-COMPARE-SELECT (ACS) TEST CHIP 121 5.5 INTEL S PUBLISHED DOMINO
LOGIC SYNTHESIS FLOW 124 5.6 CONCLUSIONS 126 EVOLUTION OF DOMINO LOGIC
SYNTHESIS 127 6.1 THE STATE OF DIGITAL ASIC DESIGN METHODOLOGIES 127 6.2
PROCESS TRENDS AND DOMINO LOGIC 128 6.3 CLOCKING METHODOLOGY FOR DOMINO
CIRCUITS 130 6.4 SYNTHESIZING OTHER DYNAMIC LOGIC FAMILIES 132 6.5 FLOW
IMPROVEMENTS FOR DOMINO SYNTHESIS 137 6.6 THE CASE FOR DOMINO LOGIC
SYNTHESIS 141 INDEX 143
|
| any_adam_object | 1 |
| author | Hossain, Razak |
| author_facet | Hossain, Razak |
| author_role | aut |
| author_sort | Hossain, Razak |
| author_variant | r h rh |
| building | Verbundindex |
| bvnumber | BV024629332 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874.6 |
| callnumber-search | TK7874.6 |
| callnumber-sort | TK 47874.6 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ZN 4904 |
| ctrlnum | (OCoLC)214323038 (DE-599)BVBBV024629332 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 1. publ. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01955nam a2200469 c 4500</leader><controlfield tag="001">BV024629332</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20100422 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">090924s2008 ad|| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780521873345</subfield><subfield code="9">978-0-521-87334-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)214323038</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV024629332</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-83</subfield><subfield code="a">DE-29T</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.6</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4904</subfield><subfield code="0">(DE-625)157419:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Hossain, Razak</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">High performance ASIC design</subfield><subfield code="b">using synthesizable domino logic in an ASIC flow</subfield><subfield code="c">Razak Hossain</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. publ.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge [u.a.]</subfield><subfield code="b">Cambridge University Press</subfield><subfield code="c">2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">X, 145 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield><subfield code="c">26 cm</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Application-specific integrated circuits</subfield><subfield code="x">Design and construction</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic circuits</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Very high speed integrated circuits</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Kundenspezifische Schaltung</subfield><subfield code="0">(DE-588)4122250-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Kundenspezifische Schaltung</subfield><subfield code="0">(DE-588)4122250-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Logische Schaltung</subfield><subfield code="0">(DE-588)4131023-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">GBV Datenaustausch</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=018600948&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-018600948</subfield></datafield></record></collection> |
| id | DE-604.BV024629332 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T22:03:23Z |
| institution | BVB |
| isbn | 9780521873345 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-018600948 |
| oclc_num | 214323038 |
| open_access_boolean | |
| owner | DE-83 DE-29T |
| owner_facet | DE-83 DE-29T |
| physical | X, 145 S. Ill., graph. Darst. 26 cm |
| publishDate | 2008 |
| publishDateSearch | 2008 |
| publishDateSort | 2008 |
| publisher | Cambridge University Press |
| record_format | marc |
| spelling | Hossain, Razak Verfasser aut High performance ASIC design using synthesizable domino logic in an ASIC flow Razak Hossain 1. publ. Cambridge [u.a.] Cambridge University Press 2008 X, 145 S. Ill., graph. Darst. 26 cm txt rdacontent n rdamedia nc rdacarrier Includes bibliographical references and index Application-specific integrated circuits Design and construction Computer-aided design Logic circuits Computer-aided design Very high speed integrated circuits Computer-aided design Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf Kundenspezifische Schaltung (DE-588)4122250-7 gnd rswk-swf Logische Schaltung (DE-588)4131023-8 gnd rswk-swf Kundenspezifische Schaltung (DE-588)4122250-7 s Schaltungsentwurf (DE-588)4179389-4 s DE-604 Logische Schaltung (DE-588)4131023-8 s GBV Datenaustausch application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=018600948&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Hossain, Razak High performance ASIC design using synthesizable domino logic in an ASIC flow Application-specific integrated circuits Design and construction Computer-aided design Logic circuits Computer-aided design Very high speed integrated circuits Computer-aided design Schaltungsentwurf (DE-588)4179389-4 gnd Kundenspezifische Schaltung (DE-588)4122250-7 gnd Logische Schaltung (DE-588)4131023-8 gnd |
| subject_GND | (DE-588)4179389-4 (DE-588)4122250-7 (DE-588)4131023-8 |
| title | High performance ASIC design using synthesizable domino logic in an ASIC flow |
| title_auth | High performance ASIC design using synthesizable domino logic in an ASIC flow |
| title_exact_search | High performance ASIC design using synthesizable domino logic in an ASIC flow |
| title_full | High performance ASIC design using synthesizable domino logic in an ASIC flow Razak Hossain |
| title_fullStr | High performance ASIC design using synthesizable domino logic in an ASIC flow Razak Hossain |
| title_full_unstemmed | High performance ASIC design using synthesizable domino logic in an ASIC flow Razak Hossain |
| title_short | High performance ASIC design |
| title_sort | high performance asic design using synthesizable domino logic in an asic flow |
| title_sub | using synthesizable domino logic in an ASIC flow |
| topic | Application-specific integrated circuits Design and construction Computer-aided design Logic circuits Computer-aided design Very high speed integrated circuits Computer-aided design Schaltungsentwurf (DE-588)4179389-4 gnd Kundenspezifische Schaltung (DE-588)4122250-7 gnd Logische Schaltung (DE-588)4131023-8 gnd |
| topic_facet | Application-specific integrated circuits Design and construction Computer-aided design Logic circuits Computer-aided design Very high speed integrated circuits Computer-aided design Schaltungsentwurf Kundenspezifische Schaltung Logische Schaltung |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=018600948&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT hossainrazak highperformanceasicdesignusingsynthesizabledominologicinanasicflow |