Verfügbarkeit: Process and device modeling

Process and device modeling:

Gespeichert in:

Bibliographische Detailangaben
Format:	Buch
Sprache:	English
Veröffentlicht:	Amsterdam [u.a.] North-Holland 1986
Schriftenreihe:	Advances in CAD for VLSI 1
Schlagworte:	Circuits intégrés - Modèles mathématiques Semiconducteurs - Modèles mathématiques Mathematisches Modell Integrated circuits > Mathematical models Semiconductors > Mathematical models Halbleiter CAD Prozesssimulation VLSI Simulation Mikroelektronik Integrierte Schaltung Aufsatzsammlung
Beschreibung:	X, 459 S.
ISBN:	0444878912

Internformat

MARC


LEADER	00000nam a2200000zcb4500
001	BV022107789
003	DE-604
005	20040229000000.0
007	t
008	860915s1986 \|\|\|\| 00\|\|\| eng d
020			\|a 0444878912 \|9 0-444-87891-2
035			\|a (OCoLC)12809975
035			\|a (DE-599)BVBBV022107789
040			\|a DE-604 \|b ger
041	0		\|a eng
049			\|a DE-706
050		0	\|a TK7871.85
082	0		\|a 621.395 \|2 19
084			\|a ST 190 \|0 (DE-625)143607: \|2 rvk
084			\|a ZN 4950 \|0 (DE-625)157424: \|2 rvk
245	1	0	\|a Process and device modeling \|c ed. by W. L. Engl
264		1	\|a Amsterdam [u.a.] \|b North-Holland \|c 1986
300			\|a X, 459 S.
336			\|b txt \|2 rdacontent
337			\|b n \|2 rdamedia
338			\|b nc \|2 rdacarrier
490	1		\|a Advances in CAD for VLSI \|v 1
650		4	\|a Circuits intégrés - Modèles mathématiques
650		4	\|a Semiconducteurs - Modèles mathématiques
650		4	\|a Mathematisches Modell
650		4	\|a Integrated circuits \|x Mathematical models
650		4	\|a Semiconductors \|x Mathematical models
650	0	7	\|a Halbleiter \|0 (DE-588)4022993-2 \|2 gnd \|9 rswk-swf
650	0	7	\|a CAD \|0 (DE-588)4069794-0 \|2 gnd \|9 rswk-swf
650	0	7	\|a Prozesssimulation \|0 (DE-588)4176077-3 \|2 gnd \|9 rswk-swf
650	0	7	\|a VLSI \|0 (DE-588)4117388-0 \|2 gnd \|9 rswk-swf
650	0	7	\|a Mathematisches Modell \|0 (DE-588)4114528-8 \|2 gnd \|9 rswk-swf
650	0	7	\|a Simulation \|0 (DE-588)4055072-2 \|2 gnd \|9 rswk-swf
650	0	7	\|a Mikroelektronik \|0 (DE-588)4039207-7 \|2 gnd \|9 rswk-swf
650	0	7	\|a Integrierte Schaltung \|0 (DE-588)4027242-4 \|2 gnd \|9 rswk-swf
655		7	\|8 1\p \|0 (DE-588)4143413-4 \|a Aufsatzsammlung \|2 gnd-content
689	0	0	\|a CAD \|0 (DE-588)4069794-0 \|D s
689	0		\|5 DE-604
689	1	0	\|a Prozesssimulation \|0 (DE-588)4176077-3 \|D s
689	1	1	\|a VLSI \|0 (DE-588)4117388-0 \|D s
689	1		\|8 2\p \|5 DE-604
689	2	0	\|a Mikroelektronik \|0 (DE-588)4039207-7 \|D s
689	2	1	\|a Simulation \|0 (DE-588)4055072-2 \|D s
689	2		\|8 3\p \|5 DE-604
689	3	0	\|a Integrierte Schaltung \|0 (DE-588)4027242-4 \|D s
689	3	1	\|a Mathematisches Modell \|0 (DE-588)4114528-8 \|D s
689	3		\|8 4\p \|5 DE-604
689	4	0	\|a Halbleiter \|0 (DE-588)4022993-2 \|D s
689	4	1	\|a Mathematisches Modell \|0 (DE-588)4114528-8 \|D s
689	4		\|8 5\p \|5 DE-604
700	1		\|a Engl, Walter L. \|e Sonstige \|4 oth
830		0	\|a Advances in CAD for VLSI \|v 1 \|w (DE-604)BV001897464
999			\|a oai:aleph.bib-bvb.de:BVB01-015322665
883	1		\|8 1\p \|a cgwrk \|d 20201028 \|q DE-101 \|u https://d-nb.info/provenance/plan#cgwrk
883	1		\|8 2\p \|a cgwrk \|d 20201028 \|q DE-101 \|u https://d-nb.info/provenance/plan#cgwrk
883	1		\|8 3\p \|a cgwrk \|d 20201028 \|q DE-101 \|u https://d-nb.info/provenance/plan#cgwrk
883	1		\|8 4\p \|a cgwrk \|d 20201028 \|q DE-101 \|u https://d-nb.info/provenance/plan#cgwrk
883	1		\|8 5\p \|a cgwrk \|d 20201028 \|q DE-101 \|u https://d-nb.info/provenance/plan#cgwrk

Datensatz im Suchindex

_version_	1804136082172805120
adam_txt
any_adam_object
any_adam_object_boolean
building	Verbundindex
bvnumber	BV022107789
callnumber-first	T - Technology
callnumber-label	TK7871
callnumber-raw	TK7871.85
callnumber-search	TK7871.85
callnumber-sort	TK 47871.85
callnumber-subject	TK - Electrical and Nuclear Engineering
classification_rvk	ST 190 ZN 4950
ctrlnum	(OCoLC)12809975 (DE-599)BVBBV022107789
dewey-full	621.395
dewey-hundreds	600 - Technology (Applied sciences)
dewey-ones	621 - Applied physics
dewey-raw	621.395
dewey-search	621.395
dewey-sort	3621.395
dewey-tens	620 - Engineering and allied operations
discipline	Informatik Elektrotechnik / Elektronik / Nachrichtentechnik
discipline_str_mv	Informatik Elektrotechnik / Elektronik / Nachrichtentechnik
format	Book
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02822nam a2200721zcb4500</leader><controlfield tag="001">BV022107789</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20040229000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">860915s1986 \|\|\|\| 00\|\|\| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0444878912</subfield><subfield code="9">0-444-87891-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)12809975</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV022107789</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7871.85</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">19</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Process and device modeling</subfield><subfield code="c">ed. by W. L. Engl</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam [u.a.]</subfield><subfield code="b">North-Holland</subfield><subfield code="c">1986</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">X, 459 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Advances in CAD for VLSI</subfield><subfield code="v">1</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés - Modèles mathématiques</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Semiconducteurs - Modèles mathématiques</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mathematisches Modell</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Mathematical models</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Semiconductors</subfield><subfield code="x">Mathematical models</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Halbleiter</subfield><subfield code="0">(DE-588)4022993-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Prozesssimulation</subfield><subfield code="0">(DE-588)4176077-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Mathematisches Modell</subfield><subfield code="0">(DE-588)4114528-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Mikroelektronik</subfield><subfield code="0">(DE-588)4039207-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="8">1\p</subfield><subfield code="0">(DE-588)4143413-4</subfield><subfield code="a">Aufsatzsammlung</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Prozesssimulation</subfield><subfield code="0">(DE-588)4176077-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Mikroelektronik</subfield><subfield code="0">(DE-588)4039207-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2="1"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">3\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2="1"><subfield code="a">Mathematisches Modell</subfield><subfield code="0">(DE-588)4114528-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="8">4\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="4" ind2="0"><subfield code="a">Halbleiter</subfield><subfield code="0">(DE-588)4022993-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2="1"><subfield code="a">Mathematisches Modell</subfield><subfield code="0">(DE-588)4114528-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2=" "><subfield code="8">5\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Engl, Walter L.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Advances in CAD for VLSI</subfield><subfield code="v">1</subfield><subfield code="w">(DE-604)BV001897464</subfield><subfield code="9"></subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015322665</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">3\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">4\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">5\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection>
genre	1\p (DE-588)4143413-4 Aufsatzsammlung gnd-content
genre_facet	Aufsatzsammlung
id	DE-604.BV022107789
illustrated	Not Illustrated
index_date	2024-07-02T16:15:36Z
indexdate	2024-07-09T20:50:44Z
institution	BVB
isbn	0444878912
language	English
oai_aleph_id	oai:aleph.bib-bvb.de:BVB01-015322665
oclc_num	12809975
open_access_boolean
owner	DE-706
owner_facet	DE-706
physical	X, 459 S.
publishDate	1986
publishDateSearch	1986
publishDateSort	1986
publisher	North-Holland
record_format	marc
series	Advances in CAD for VLSI
series2	Advances in CAD for VLSI
spelling	Process and device modeling ed. by W. L. Engl Amsterdam [u.a.] North-Holland 1986 X, 459 S. txt rdacontent n rdamedia nc rdacarrier Advances in CAD for VLSI 1 Circuits intégrés - Modèles mathématiques Semiconducteurs - Modèles mathématiques Mathematisches Modell Integrated circuits Mathematical models Semiconductors Mathematical models Halbleiter (DE-588)4022993-2 gnd rswk-swf CAD (DE-588)4069794-0 gnd rswk-swf Prozesssimulation (DE-588)4176077-3 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf Mathematisches Modell (DE-588)4114528-8 gnd rswk-swf Simulation (DE-588)4055072-2 gnd rswk-swf Mikroelektronik (DE-588)4039207-7 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf 1\p (DE-588)4143413-4 Aufsatzsammlung gnd-content CAD (DE-588)4069794-0 s DE-604 Prozesssimulation (DE-588)4176077-3 s VLSI (DE-588)4117388-0 s 2\p DE-604 Mikroelektronik (DE-588)4039207-7 s Simulation (DE-588)4055072-2 s 3\p DE-604 Integrierte Schaltung (DE-588)4027242-4 s Mathematisches Modell (DE-588)4114528-8 s 4\p DE-604 Halbleiter (DE-588)4022993-2 s 5\p DE-604 Engl, Walter L. Sonstige oth Advances in CAD for VLSI 1 (DE-604)BV001897464 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 3\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 4\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 5\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk
spellingShingle	Process and device modeling Advances in CAD for VLSI Circuits intégrés - Modèles mathématiques Semiconducteurs - Modèles mathématiques Mathematisches Modell Integrated circuits Mathematical models Semiconductors Mathematical models Halbleiter (DE-588)4022993-2 gnd CAD (DE-588)4069794-0 gnd Prozesssimulation (DE-588)4176077-3 gnd VLSI (DE-588)4117388-0 gnd Mathematisches Modell (DE-588)4114528-8 gnd Simulation (DE-588)4055072-2 gnd Mikroelektronik (DE-588)4039207-7 gnd Integrierte Schaltung (DE-588)4027242-4 gnd
subject_GND	(DE-588)4022993-2 (DE-588)4069794-0 (DE-588)4176077-3 (DE-588)4117388-0 (DE-588)4114528-8 (DE-588)4055072-2 (DE-588)4039207-7 (DE-588)4027242-4 (DE-588)4143413-4
title	Process and device modeling
title_auth	Process and device modeling
title_exact_search	Process and device modeling
title_exact_search_txtP	Process and device modeling
title_full	Process and device modeling ed. by W. L. Engl
title_fullStr	Process and device modeling ed. by W. L. Engl
title_full_unstemmed	Process and device modeling ed. by W. L. Engl
title_short	Process and device modeling
title_sort	process and device modeling
topic	Circuits intégrés - Modèles mathématiques Semiconducteurs - Modèles mathématiques Mathematisches Modell Integrated circuits Mathematical models Semiconductors Mathematical models Halbleiter (DE-588)4022993-2 gnd CAD (DE-588)4069794-0 gnd Prozesssimulation (DE-588)4176077-3 gnd VLSI (DE-588)4117388-0 gnd Mathematisches Modell (DE-588)4114528-8 gnd Simulation (DE-588)4055072-2 gnd Mikroelektronik (DE-588)4039207-7 gnd Integrierte Schaltung (DE-588)4027242-4 gnd
topic_facet	Circuits intégrés - Modèles mathématiques Semiconducteurs - Modèles mathématiques Mathematisches Modell Integrated circuits Mathematical models Semiconductors Mathematical models Halbleiter CAD Prozesssimulation VLSI Simulation Mikroelektronik Integrierte Schaltung Aufsatzsammlung
volume_link	(DE-604)BV001897464
work_keys_str_mv	AT englwalterl processanddevicemodeling

Verfügbarkeit

Es ist kein Print-Exemplar vorhanden.

Fernleihe Bestellen Achtung: Nicht im THWS-Bestand!

MARC

Datensatz im Suchindex

Es ist kein Print-Exemplar vorhanden.

Ähnliche Einträge