Simulating synchronous processors:
This paper shows how a distributed system with synchronous processors and asynchronous message delays can be simulated by a system with both asynchronous processors and asynchronous message delays in the presence of various types of processor faults. Consequently, the result of Fischer, Lynch and Pa...
Saved in:
| Main Author: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Cambridge, Mass.
Mass. Inst. of Technology, Laboratory for Computer Science
1988
|
| Subjects: | |
| Summary: | This paper shows how a distributed system with synchronous processors and asynchronous message delays can be simulated by a system with both asynchronous processors and asynchronous message delays in the presence of various types of processor faults. Consequently, the result of Fischer, Lynch and Paterson (1985), that no consensus protocol for asynchronous processors and communication can tolerate one failstop fault, implies a result of Dolev, Dwork and Stockmeyer (1987), that no concensus protocol for synchronous processors and asynchronous communication can tolerate one failstop fault. Keywords: Fault tolerance, Simulation. (KR). |
| Physical Description: | 15 S. |
Staff View
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV021892003 | ||
| 003 | DE-604 | ||
| 005 | 20190801 | ||
| 007 | t | ||
| 008 | 900720s1988 |||| 00||| eng d | ||
| 035 | |a (OCoLC)227722999 | ||
| 035 | |a (DE-599)BVBBV021892003 | ||
| 040 | |a DE-604 |b ger | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-706 | ||
| 088 | |a MIT/LCS/TM-359 | ||
| 100 | 1 | |a Welch, Jennifer Lundelius |e Verfasser |0 (DE-588)1089587988 |4 aut | |
| 245 | 1 | 0 | |a Simulating synchronous processors |c Jennifer Lundelius Welch |
| 264 | 1 | |a Cambridge, Mass. |b Mass. Inst. of Technology, Laboratory for Computer Science |c 1988 | |
| 300 | |a 15 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 520 | 3 | |a This paper shows how a distributed system with synchronous processors and asynchronous message delays can be simulated by a system with both asynchronous processors and asynchronous message delays in the presence of various types of processor faults. Consequently, the result of Fischer, Lynch and Paterson (1985), that no consensus protocol for asynchronous processors and communication can tolerate one failstop fault, implies a result of Dolev, Dwork and Stockmeyer (1987), that no concensus protocol for synchronous processors and asynchronous communication can tolerate one failstop fault. Keywords: Fault tolerance, Simulation. (KR). | |
| 650 | 7 | |a Asynchronous computers |2 dtict | |
| 650 | 7 | |a Communication and radio systems |2 dtict | |
| 650 | 7 | |a Computer Hardware |2 scgdst | |
| 650 | 7 | |a Computerized simulation |2 dtict | |
| 650 | 7 | |a Delay |2 dtict | |
| 650 | 7 | |a Fault tolerant computing |2 dtict | |
| 650 | 7 | |a Message processing |2 dtict | |
| 650 | 7 | |a Processing equipment |2 dtict | |
| 650 | 0 | 7 | |a Simulation |0 (DE-588)4055072-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Fehlertoleranz |0 (DE-588)4123192-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Verteiltes Datenbanksystem |0 (DE-588)4121865-6 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Verteiltes Datenbanksystem |0 (DE-588)4121865-6 |D s |
| 689 | 0 | 1 | |a Fehlertoleranz |0 (DE-588)4123192-2 |D s |
| 689 | 0 | 2 | |a Simulation |0 (DE-588)4055072-2 |D s |
| 689 | 0 | |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-015107201 | ||
Record in the Search Index
| _version_ | 1804135835521515520 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| author | Welch, Jennifer Lundelius |
| author_GND | (DE-588)1089587988 |
| author_facet | Welch, Jennifer Lundelius |
| author_role | aut |
| author_sort | Welch, Jennifer Lundelius |
| author_variant | j l w jl jlw |
| building | Verbundindex |
| bvnumber | BV021892003 |
| ctrlnum | (OCoLC)227722999 (DE-599)BVBBV021892003 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02160nam a2200445zc 4500</leader><controlfield tag="001">BV021892003</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20190801 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">900720s1988 |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)227722999</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021892003</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="088" ind1=" " ind2=" "><subfield code="a">MIT/LCS/TM-359</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Welch, Jennifer Lundelius</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1089587988</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Simulating synchronous processors</subfield><subfield code="c">Jennifer Lundelius Welch</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge, Mass.</subfield><subfield code="b">Mass. Inst. of Technology, Laboratory for Computer Science</subfield><subfield code="c">1988</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">15 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">This paper shows how a distributed system with synchronous processors and asynchronous message delays can be simulated by a system with both asynchronous processors and asynchronous message delays in the presence of various types of processor faults. Consequently, the result of Fischer, Lynch and Paterson (1985), that no consensus protocol for asynchronous processors and communication can tolerate one failstop fault, implies a result of Dolev, Dwork and Stockmeyer (1987), that no concensus protocol for synchronous processors and asynchronous communication can tolerate one failstop fault. Keywords: Fault tolerance, Simulation. (KR).</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Asynchronous computers</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Communication and radio systems</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer Hardware</subfield><subfield code="2">scgdst</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computerized simulation</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Delay</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Fault tolerant computing</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Message processing</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Processing equipment</subfield><subfield code="2">dtict</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Fehlertoleranz</subfield><subfield code="0">(DE-588)4123192-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Verteiltes Datenbanksystem</subfield><subfield code="0">(DE-588)4121865-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Verteiltes Datenbanksystem</subfield><subfield code="0">(DE-588)4121865-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Fehlertoleranz</subfield><subfield code="0">(DE-588)4123192-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015107201</subfield></datafield></record></collection> |
| id | DE-604.BV021892003 |
| illustrated | Not Illustrated |
| index_date | 2024-07-02T16:04:12Z |
| indexdate | 2024-07-09T20:46:49Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015107201 |
| oclc_num | 227722999 |
| open_access_boolean | |
| owner | DE-706 |
| owner_facet | DE-706 |
| physical | 15 S. |
| publishDate | 1988 |
| publishDateSearch | 1988 |
| publishDateSort | 1988 |
| publisher | Mass. Inst. of Technology, Laboratory for Computer Science |
| record_format | marc |
| spelling | Welch, Jennifer Lundelius Verfasser (DE-588)1089587988 aut Simulating synchronous processors Jennifer Lundelius Welch Cambridge, Mass. Mass. Inst. of Technology, Laboratory for Computer Science 1988 15 S. txt rdacontent n rdamedia nc rdacarrier This paper shows how a distributed system with synchronous processors and asynchronous message delays can be simulated by a system with both asynchronous processors and asynchronous message delays in the presence of various types of processor faults. Consequently, the result of Fischer, Lynch and Paterson (1985), that no consensus protocol for asynchronous processors and communication can tolerate one failstop fault, implies a result of Dolev, Dwork and Stockmeyer (1987), that no concensus protocol for synchronous processors and asynchronous communication can tolerate one failstop fault. Keywords: Fault tolerance, Simulation. (KR). Asynchronous computers dtict Communication and radio systems dtict Computer Hardware scgdst Computerized simulation dtict Delay dtict Fault tolerant computing dtict Message processing dtict Processing equipment dtict Simulation (DE-588)4055072-2 gnd rswk-swf Fehlertoleranz (DE-588)4123192-2 gnd rswk-swf Verteiltes Datenbanksystem (DE-588)4121865-6 gnd rswk-swf Verteiltes Datenbanksystem (DE-588)4121865-6 s Fehlertoleranz (DE-588)4123192-2 s Simulation (DE-588)4055072-2 s DE-604 |
| spellingShingle | Welch, Jennifer Lundelius Simulating synchronous processors Asynchronous computers dtict Communication and radio systems dtict Computer Hardware scgdst Computerized simulation dtict Delay dtict Fault tolerant computing dtict Message processing dtict Processing equipment dtict Simulation (DE-588)4055072-2 gnd Fehlertoleranz (DE-588)4123192-2 gnd Verteiltes Datenbanksystem (DE-588)4121865-6 gnd |
| subject_GND | (DE-588)4055072-2 (DE-588)4123192-2 (DE-588)4121865-6 |
| title | Simulating synchronous processors |
| title_auth | Simulating synchronous processors |
| title_exact_search | Simulating synchronous processors |
| title_exact_search_txtP | Simulating synchronous processors |
| title_full | Simulating synchronous processors Jennifer Lundelius Welch |
| title_fullStr | Simulating synchronous processors Jennifer Lundelius Welch |
| title_full_unstemmed | Simulating synchronous processors Jennifer Lundelius Welch |
| title_short | Simulating synchronous processors |
| title_sort | simulating synchronous processors |
| topic | Asynchronous computers dtict Communication and radio systems dtict Computer Hardware scgdst Computerized simulation dtict Delay dtict Fault tolerant computing dtict Message processing dtict Processing equipment dtict Simulation (DE-588)4055072-2 gnd Fehlertoleranz (DE-588)4123192-2 gnd Verteiltes Datenbanksystem (DE-588)4121865-6 gnd |
| topic_facet | Asynchronous computers Communication and radio systems Computer Hardware Computerized simulation Delay Fault tolerant computing Message processing Processing equipment Simulation Fehlertoleranz Verteiltes Datenbanksystem |
| work_keys_str_mv | AT welchjenniferlundelius simulatingsynchronousprocessors |