Modeling and verification using UML statecharts: a working guide to reactive system design, runtime monitoring, and execution-based model checking
Saved in:
| Main Author: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Amsterdam u. a.
Elsevier
2006
|
| Subjects: | |
| Online Access: | Table of contents only Publisher description Inhaltsverzeichnis |
| Physical Description: | XII, 306 S. graph Darst. 1 CD-ROM (12 cm) |
| ISBN: | 0750679492 9780750679497 |
Staff View
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV021869958 | ||
| 003 | DE-604 | ||
| 005 | 20080625 | ||
| 007 | t | ||
| 008 | 061207s2006 xxu|||| |||| 00||| eng d | ||
| 010 | |a 2006005265 | ||
| 020 | |a 0750679492 |c alk. paper |9 0-7506-7949-2 | ||
| 020 | |a 9780750679497 |9 978-0-7506-7949-7 | ||
| 035 | |a (OCoLC)288958700 | ||
| 035 | |a (DE-599)BVBBV021869958 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 044 | |a xxu |c US | ||
| 049 | |a DE-858 |a DE-384 | ||
| 050 | 0 | |a QA76.76.D47 | |
| 082 | 0 | |a 005.1/17 | |
| 084 | |a ST 230 |0 (DE-625)143617: |2 rvk | ||
| 100 | 1 | |a Drusinsky, Doron |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Modeling and verification using UML statecharts |b a working guide to reactive system design, runtime monitoring, and execution-based model checking |c Doron Drusinsky |
| 264 | 1 | |a Amsterdam u. a. |b Elsevier |c 2006 | |
| 300 | |a XII, 306 S. |b graph Darst. |e 1 CD-ROM (12 cm) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Logiciels - Développement | |
| 650 | 4 | |a Méthodes formelles (Informatique) | |
| 650 | 4 | |a Systèmes, Conception de | |
| 650 | 4 | |a UML (Informatique) | |
| 650 | 4 | |a UML (Computer science) | |
| 650 | 4 | |a Formal methods (Computer science) | |
| 650 | 4 | |a Computer software |x Development | |
| 650 | 0 | 7 | |a Softwareentwicklung |0 (DE-588)4116522-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a UML |0 (DE-588)4469781-8 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a UML |0 (DE-588)4469781-8 |D s |
| 689 | 0 | 1 | |a Softwareentwicklung |0 (DE-588)4116522-6 |D s |
| 689 | 0 | |5 DE-604 | |
| 856 | 4 | |u http://www.loc.gov/catdir/toc/ecip068/2006005265.html |3 Table of contents only | |
| 856 | 4 | |u http://www.loc.gov/catdir/enhancements/fy0632/2006005265-d.html |3 Publisher description | |
| 856 | 4 | 2 | |m Digitalisierung UB Augsburg |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=015056460&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-015056460 | ||
Record in the Search Index
| _version_ | 1804135780613881856 |
|---|---|
| adam_text | Contents
Preface
..................................................ix
Acknowledgments
.........................................xi
What s on the CD-ROM?
...................................xii
Chapter
1:
Formal Requirements and Finite Automata Overview
. .1
1.1.
Terms
..............................................1
1.2.
Finite Automata: The Basics
............................2
1.3
Regular Expressions
...................................7
1.4.
Deterministic Finite Automata and Finite State Diagrams
......8
1.5.
Nondeterministic Finite Automata
......................15
1.6.
Other Forms of FA
...................................19
1.7.
FA Conversions and Lower Bounds
.....................26
1.8.
Operations on Regular Requirements
....................34
1.9.
Succinctness of FA
..................................35
1.10.
Specifications as Zipped Requirements
..................38
1.11.
Finite State Machines
...............................39
1.12.
Normal Form and Minimization of FA and FSMs
.........40
Chapter
2: Statecharts.....................................43
2.1.
Transformational vs. Reactive Components
...............43
2.2. Statecharts in
Brief
..................................44
2.3.
A Related Tool
......................................45
2.4.
Basic Elements of
Statecharts..........................46
2.5.
Code Generation and Scheduling
.......................72
2.6.
Event-Driven
Statecharts,
Procedural
Statecharts,
and Mixed Flowcharts and
Statechans
...................84
2.7.
Flowcharts inside
Statecharts:
Workflow within
Event-Driven Controllers
.............................85
2.8.
Nonstandard
Elements of
Statecharts....................87
2.9.
Passing Data to
a
Statechart
Controller
...................95
2.10.
JUnit Testing of
Statechart
Objects
.....................95
2.11. Statecharts
vs. Message Sequence Charts and Scenarios
... .98
2.12.
Probabilistic
Statecharts.............................98
Chapter
3:
Academic Specification Languages for
Reactive Systems
.........................................103
3.1.
Natural Language Specifications
.......................104
3.2.
Using Specification Languages for Runtime Monitoring
.... 106
3.3.
Linear-time Temporal Logic (LTL)
.....................108
Contents
3.4.
Other
Formal
Specification Languages
for Reactive Systems
................................134
Chapter
4:
Using
Statechart
Assertions for Formal Specification
. 141
4.1. Statechart
Specification Assertions
.....................141
4.2.
Nondeterministic
Statechart
Assertions
..................163
4.3.
Operations on Assertions
.............................196
4.4.
Quantified Distributed Assertions
......................200
4.5.
Runtime Recovery for Assertion Violations
..............202
4.6.
The Language Dog-Fight:
Statechart
Assertions vs.
LTL and ERE
......................................203
4.7.
Succinctness of Pure
Statechart
Assertions
...............209
4.8.
Temporal Assertions vs. JML and Java Assertions
.........211
4.9.
Commonly Used Assertions
..........................213
Chapter
5:
Creating and Using Temporal
Statechart
Assertions.
.217
5.1.
Motivation, or Why Use Temporal Assertions?
............217
5.2.
Applying Assertions: Three Uses
......................229
5.3.
Writing Assertions
..................................230
5.4.
Runtime Execution Monitoring
—
Runtime Verification
.....243
5.5.
Runtime Recovery from Requirement Violations
..........245
5.6.
Automatic Test Generation
...........................247
5.7.
Execution-Based Model Checking
.....................248
Chapter
6:
Application of Formal Specifications and
Runtime Monitoring to the Ballistic Missile Defense Project
.....261
6.1.
Abstract
..........................................262
6.2.
Context
..........................................263
6.3.
Formal Specification and Verification Approach
...........263
6.4.
Overall Value
......................................276
6.5.
Challenges
........................................278
Appendix: TLCharts: Syntax and Semantics
..................279
A.I. About TLCharts
...................................279
A.2. Syntax
...........................................281
A.3. Semantics without Temporal Conditions
................282
A.4. Semantics with Temporal Conditions
...................285
A.5. TLCharts with Overlapping States
.....................289
Bibliographical Notes
.....................................295
About the Author
.........................................302
Index
...................................................303
|
| adam_txt |
Contents
Preface
.ix
Acknowledgments
.xi
What's on the CD-ROM?
.xii
Chapter
1:
Formal Requirements and Finite Automata Overview
. .1
1.1.
Terms
.1
1.2.
Finite Automata: The Basics
.2
1.3
Regular Expressions
.7
1.4.
Deterministic Finite Automata and Finite State Diagrams
.8
1.5.
Nondeterministic Finite Automata
.15
1.6.
Other Forms of FA
.19
1.7.
FA Conversions and Lower Bounds
.26
1.8.
Operations on Regular Requirements
.34
1.9.
Succinctness of FA
.35
1.10.
Specifications as Zipped Requirements
.38
1.11.
Finite State Machines
.39
1.12.
Normal Form and Minimization of FA and FSMs
.40
Chapter
2: Statecharts.43
2.1.
Transformational vs. Reactive Components
.43
2.2. Statecharts in
Brief
.44
2.3.
A Related Tool
.45
2.4.
Basic Elements of
Statecharts.46
2.5.
Code Generation and Scheduling
.72
2.6.
Event-Driven
Statecharts,
Procedural
Statecharts,
and Mixed Flowcharts and
Statechans
.84
2.7.
Flowcharts inside
Statecharts:
Workflow within
Event-Driven Controllers
.85
2.8.
Nonstandard
Elements of
Statecharts.87
2.9.
Passing Data to
a
Statechart
Controller
.95
2.10.
JUnit Testing of
Statechart
Objects
.95
2.11. Statecharts
vs. Message Sequence Charts and Scenarios
. .98
2.12.
Probabilistic
Statecharts.98
Chapter
3:
Academic Specification Languages for
Reactive Systems
.103
3.1.
Natural Language Specifications
.104
3.2.
Using Specification Languages for Runtime Monitoring
. 106
3.3.
Linear-time Temporal Logic (LTL)
.108
Contents
3.4.
Other
Formal
Specification Languages
for Reactive Systems
.134
Chapter
4:
Using
Statechart
Assertions for Formal Specification
. 141
4.1. Statechart
Specification Assertions
.141
4.2.
Nondeterministic
Statechart
Assertions
.163
4.3.
Operations on Assertions
.196
4.4.
Quantified Distributed Assertions
.200
4.5.
Runtime Recovery for Assertion Violations
.202
4.6.
The Language Dog-Fight:
Statechart
Assertions vs.
LTL and ERE
.203
4.7.
Succinctness of Pure
Statechart
Assertions
.209
4.8.
Temporal Assertions vs. JML and Java Assertions
.211
4.9.
Commonly Used Assertions
.213
Chapter
5:
Creating and Using Temporal
Statechart
Assertions.
.217
5.1.
Motivation, or Why Use Temporal Assertions?
.217
5.2.
Applying Assertions: Three Uses
.229
5.3.
Writing Assertions
.230
5.4.
Runtime Execution Monitoring
—
Runtime Verification
.243
5.5.
Runtime Recovery from Requirement Violations
.245
5.6.
Automatic Test Generation
.247
5.7.
Execution-Based Model Checking
.248
Chapter
6:
Application of Formal Specifications and
Runtime Monitoring to the Ballistic Missile Defense Project
.261
6.1.
Abstract
.262
6.2.
Context
.263
6.3.
Formal Specification and Verification Approach
.263
6.4.
Overall Value
.276
6.5.
Challenges
.278
Appendix: TLCharts: Syntax and Semantics
.279
A.I. About TLCharts
.279
A.2. Syntax
.281
A.3. Semantics without Temporal Conditions
.282
A.4. Semantics with Temporal Conditions
.285
A.5. TLCharts with Overlapping States
.289
Bibliographical Notes
.295
About the Author
.302
Index
.303 |
| any_adam_object | 1 |
| any_adam_object_boolean | 1 |
| author | Drusinsky, Doron |
| author_facet | Drusinsky, Doron |
| author_role | aut |
| author_sort | Drusinsky, Doron |
| author_variant | d d dd |
| building | Verbundindex |
| bvnumber | BV021869958 |
| callnumber-first | Q - Science |
| callnumber-label | QA76 |
| callnumber-raw | QA76.76.D47 |
| callnumber-search | QA76.76.D47 |
| callnumber-sort | QA 276.76 D47 |
| callnumber-subject | QA - Mathematics |
| classification_rvk | ST 230 |
| ctrlnum | (OCoLC)288958700 (DE-599)BVBBV021869958 |
| dewey-full | 005.1/17 |
| dewey-hundreds | 000 - Computer science, information, general works |
| dewey-ones | 005 - Computer programming, programs, data, security |
| dewey-raw | 005.1/17 |
| dewey-search | 005.1/17 |
| dewey-sort | 15.1 217 |
| dewey-tens | 000 - Computer science, information, general works |
| discipline | Informatik |
| discipline_str_mv | Informatik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02059nam a2200505zc 4500</leader><controlfield tag="001">BV021869958</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20080625 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">061207s2006 xxu|||| |||| 00||| eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a">2006005265</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0750679492</subfield><subfield code="c">alk. paper</subfield><subfield code="9">0-7506-7949-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780750679497</subfield><subfield code="9">978-0-7506-7949-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)288958700</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021869958</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">xxu</subfield><subfield code="c">US</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-858</subfield><subfield code="a">DE-384</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">QA76.76.D47</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">005.1/17</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 230</subfield><subfield code="0">(DE-625)143617:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Drusinsky, Doron</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Modeling and verification using UML statecharts</subfield><subfield code="b">a working guide to reactive system design, runtime monitoring, and execution-based model checking</subfield><subfield code="c">Doron Drusinsky</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam u. a.</subfield><subfield code="b">Elsevier</subfield><subfield code="c">2006</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XII, 306 S.</subfield><subfield code="b">graph Darst.</subfield><subfield code="e">1 CD-ROM (12 cm)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logiciels - Développement</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Méthodes formelles (Informatique)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systèmes, Conception de</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">UML (Informatique)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">UML (Computer science)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Formal methods (Computer science)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer software</subfield><subfield code="x">Development</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Softwareentwicklung</subfield><subfield code="0">(DE-588)4116522-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">UML</subfield><subfield code="0">(DE-588)4469781-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">UML</subfield><subfield code="0">(DE-588)4469781-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Softwareentwicklung</subfield><subfield code="0">(DE-588)4116522-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="u">http://www.loc.gov/catdir/toc/ecip068/2006005265.html</subfield><subfield code="3">Table of contents only</subfield></datafield><datafield tag="856" ind1="4" ind2=" "><subfield code="u">http://www.loc.gov/catdir/enhancements/fy0632/2006005265-d.html</subfield><subfield code="3">Publisher description</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung UB Augsburg</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=015056460&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015056460</subfield></datafield></record></collection> |
| id | DE-604.BV021869958 |
| illustrated | Not Illustrated |
| index_date | 2024-07-02T16:01:33Z |
| indexdate | 2024-07-09T20:45:57Z |
| institution | BVB |
| isbn | 0750679492 9780750679497 |
| language | English |
| lccn | 2006005265 |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015056460 |
| oclc_num | 288958700 |
| open_access_boolean | |
| owner | DE-858 DE-384 |
| owner_facet | DE-858 DE-384 |
| physical | XII, 306 S. graph Darst. 1 CD-ROM (12 cm) |
| publishDate | 2006 |
| publishDateSearch | 2006 |
| publishDateSort | 2006 |
| publisher | Elsevier |
| record_format | marc |
| spelling | Drusinsky, Doron Verfasser aut Modeling and verification using UML statecharts a working guide to reactive system design, runtime monitoring, and execution-based model checking Doron Drusinsky Amsterdam u. a. Elsevier 2006 XII, 306 S. graph Darst. 1 CD-ROM (12 cm) txt rdacontent n rdamedia nc rdacarrier Logiciels - Développement Méthodes formelles (Informatique) Systèmes, Conception de UML (Informatique) UML (Computer science) Formal methods (Computer science) Computer software Development Softwareentwicklung (DE-588)4116522-6 gnd rswk-swf UML (DE-588)4469781-8 gnd rswk-swf UML (DE-588)4469781-8 s Softwareentwicklung (DE-588)4116522-6 s DE-604 http://www.loc.gov/catdir/toc/ecip068/2006005265.html Table of contents only http://www.loc.gov/catdir/enhancements/fy0632/2006005265-d.html Publisher description Digitalisierung UB Augsburg application/pdf http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=015056460&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA Inhaltsverzeichnis |
| spellingShingle | Drusinsky, Doron Modeling and verification using UML statecharts a working guide to reactive system design, runtime monitoring, and execution-based model checking Logiciels - Développement Méthodes formelles (Informatique) Systèmes, Conception de UML (Informatique) UML (Computer science) Formal methods (Computer science) Computer software Development Softwareentwicklung (DE-588)4116522-6 gnd UML (DE-588)4469781-8 gnd |
| subject_GND | (DE-588)4116522-6 (DE-588)4469781-8 |
| title | Modeling and verification using UML statecharts a working guide to reactive system design, runtime monitoring, and execution-based model checking |
| title_auth | Modeling and verification using UML statecharts a working guide to reactive system design, runtime monitoring, and execution-based model checking |
| title_exact_search | Modeling and verification using UML statecharts a working guide to reactive system design, runtime monitoring, and execution-based model checking |
| title_exact_search_txtP | Modeling and verification using UML statecharts a working guide to reactive system design, runtime monitoring, and execution-based model checking |
| title_full | Modeling and verification using UML statecharts a working guide to reactive system design, runtime monitoring, and execution-based model checking Doron Drusinsky |
| title_fullStr | Modeling and verification using UML statecharts a working guide to reactive system design, runtime monitoring, and execution-based model checking Doron Drusinsky |
| title_full_unstemmed | Modeling and verification using UML statecharts a working guide to reactive system design, runtime monitoring, and execution-based model checking Doron Drusinsky |
| title_short | Modeling and verification using UML statecharts |
| title_sort | modeling and verification using uml statecharts a working guide to reactive system design runtime monitoring and execution based model checking |
| title_sub | a working guide to reactive system design, runtime monitoring, and execution-based model checking |
| topic | Logiciels - Développement Méthodes formelles (Informatique) Systèmes, Conception de UML (Informatique) UML (Computer science) Formal methods (Computer science) Computer software Development Softwareentwicklung (DE-588)4116522-6 gnd UML (DE-588)4469781-8 gnd |
| topic_facet | Logiciels - Développement Méthodes formelles (Informatique) Systèmes, Conception de UML (Informatique) UML (Computer science) Formal methods (Computer science) Computer software Development Softwareentwicklung UML |
| url | http://www.loc.gov/catdir/toc/ecip068/2006005265.html http://www.loc.gov/catdir/enhancements/fy0632/2006005265-d.html http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=015056460&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT drusinskydoron modelingandverificationusingumlstatechartsaworkingguidetoreactivesystemdesignruntimemonitoringandexecutionbasedmodelchecking |