Digital system design with VHDL:
Saved in:
| Main Author: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Harlow [u.a.]
Prentice Hall
2004
|
| Edition: | 2. ed. |
| Subjects: | |
| Physical Description: | XIII, 368 S. graph. Darst. |
| ISBN: | 013039985X |
Staff View
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV017713874 | ||
| 003 | DE-604 | ||
| 005 | 20110411 | ||
| 007 | t | ||
| 008 | 031210s2004 d||| |||| 00||| eng d | ||
| 020 | |a 013039985X |9 0-130-39985-X | ||
| 035 | |a (OCoLC)52948271 | ||
| 035 | |a (DE-599)BVBBV017713874 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-573 |a DE-1043 |a DE-861 |a DE-Aug4 | ||
| 050 | 0 | |a TK7868.D5 | |
| 082 | 0 | |a 621.381 |2 22 | |
| 084 | |a ZN 5600 |0 (DE-625)157468: |2 rvk | ||
| 084 | |a ZN 5620 |0 (DE-625)157469: |2 rvk | ||
| 100 | 1 | |a Zwoliński, Mark |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Digital system design with VHDL |c Mark Zwoliński |
| 250 | |a 2. ed. | ||
| 264 | 1 | |a Harlow [u.a.] |b Prentice Hall |c 2004 | |
| 300 | |a XIII, 368 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Digital electronics |x Data processing | |
| 650 | 4 | |a VHDL (Computer hardware description language) | |
| 650 | 0 | 7 | |a VHDL |0 (DE-588)4254792-1 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VHDL-AMS |0 (DE-588)4730081-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Digitalschaltung |0 (DE-588)4012295-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Digitalschaltung |0 (DE-588)4012295-5 |D s |
| 689 | 0 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 0 | 2 | |a VHDL |0 (DE-588)4254792-1 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a VHDL-AMS |0 (DE-588)4730081-4 |D s |
| 689 | 1 | |8 1\p |5 DE-604 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-010649423 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Record in the Search Index
| _version_ | 1804130442100604928 |
|---|---|
| any_adam_object | |
| author | Zwoliński, Mark |
| author_facet | Zwoliński, Mark |
| author_role | aut |
| author_sort | Zwoliński, Mark |
| author_variant | m z mz |
| building | Verbundindex |
| bvnumber | BV017713874 |
| callnumber-first | T - Technology |
| callnumber-label | TK7868 |
| callnumber-raw | TK7868.D5 |
| callnumber-search | TK7868.D5 |
| callnumber-sort | TK 47868 D5 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ZN 5600 ZN 5620 |
| ctrlnum | (OCoLC)52948271 (DE-599)BVBBV017713874 |
| dewey-full | 621.381 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.381 |
| dewey-search | 621.381 |
| dewey-sort | 3621.381 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| edition | 2. ed. |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01640nam a2200481 c 4500</leader><controlfield tag="001">BV017713874</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20110411 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">031210s2004 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">013039985X</subfield><subfield code="9">0-130-39985-X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)52948271</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV017713874</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-1043</subfield><subfield code="a">DE-861</subfield><subfield code="a">DE-Aug4</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7868.D5</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.381</subfield><subfield code="2">22</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5600</subfield><subfield code="0">(DE-625)157468:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5620</subfield><subfield code="0">(DE-625)157469:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Zwoliński, Mark</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Digital system design with VHDL</subfield><subfield code="c">Mark Zwoliński</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">2. ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Harlow [u.a.]</subfield><subfield code="b">Prentice Hall</subfield><subfield code="c">2004</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIII, 368 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital electronics</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL-AMS</subfield><subfield code="0">(DE-588)4730081-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitalschaltung</subfield><subfield code="0">(DE-588)4012295-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitalschaltung</subfield><subfield code="0">(DE-588)4012295-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VHDL-AMS</subfield><subfield code="0">(DE-588)4730081-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-010649423</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV017713874 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T19:21:06Z |
| institution | BVB |
| isbn | 013039985X |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-010649423 |
| oclc_num | 52948271 |
| open_access_boolean | |
| owner | DE-573 DE-1043 DE-861 DE-Aug4 |
| owner_facet | DE-573 DE-1043 DE-861 DE-Aug4 |
| physical | XIII, 368 S. graph. Darst. |
| publishDate | 2004 |
| publishDateSearch | 2004 |
| publishDateSort | 2004 |
| publisher | Prentice Hall |
| record_format | marc |
| spelling | Zwoliński, Mark Verfasser aut Digital system design with VHDL Mark Zwoliński 2. ed. Harlow [u.a.] Prentice Hall 2004 XIII, 368 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Datenverarbeitung Digital electronics Data processing VHDL (Computer hardware description language) VHDL (DE-588)4254792-1 gnd rswk-swf VHDL-AMS (DE-588)4730081-4 gnd rswk-swf Digitalschaltung (DE-588)4012295-5 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf Digitalschaltung (DE-588)4012295-5 s Schaltungsentwurf (DE-588)4179389-4 s VHDL (DE-588)4254792-1 s DE-604 VHDL-AMS (DE-588)4730081-4 s 1\p DE-604 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Zwoliński, Mark Digital system design with VHDL Datenverarbeitung Digital electronics Data processing VHDL (Computer hardware description language) VHDL (DE-588)4254792-1 gnd VHDL-AMS (DE-588)4730081-4 gnd Digitalschaltung (DE-588)4012295-5 gnd Schaltungsentwurf (DE-588)4179389-4 gnd |
| subject_GND | (DE-588)4254792-1 (DE-588)4730081-4 (DE-588)4012295-5 (DE-588)4179389-4 |
| title | Digital system design with VHDL |
| title_auth | Digital system design with VHDL |
| title_exact_search | Digital system design with VHDL |
| title_full | Digital system design with VHDL Mark Zwoliński |
| title_fullStr | Digital system design with VHDL Mark Zwoliński |
| title_full_unstemmed | Digital system design with VHDL Mark Zwoliński |
| title_short | Digital system design with VHDL |
| title_sort | digital system design with vhdl |
| topic | Datenverarbeitung Digital electronics Data processing VHDL (Computer hardware description language) VHDL (DE-588)4254792-1 gnd VHDL-AMS (DE-588)4730081-4 gnd Digitalschaltung (DE-588)4012295-5 gnd Schaltungsentwurf (DE-588)4179389-4 gnd |
| topic_facet | Datenverarbeitung Digital electronics Data processing VHDL (Computer hardware description language) VHDL VHDL-AMS Digitalschaltung Schaltungsentwurf |
| work_keys_str_mv | AT zwolinskimark digitalsystemdesignwithvhdl |