A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing: submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing"
Gespeichert in:
| Format: | Buch |
|---|---|
| Sprache: | German |
| Veröffentlicht: |
Jena
Inst. für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation
1997
|
| Schriftenreihe: | Berichte zur Rechnerarchitektur
3,20 : Technical report |
| Beschreibung: | 44 S. graph. Darst. |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV011350665 | ||
| 003 | DE-604 | ||
| 005 | 19971120 | ||
| 007 | t | ||
| 008 | 970512s1997 gw d||| |||| 00||| ger d | ||
| 016 | 7 | |a 950282774 |2 DE-101 | |
| 035 | |a (OCoLC)164761434 | ||
| 035 | |a (DE-599)BVBBV011350665 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a ger | |
| 044 | |a gw |c DE | ||
| 049 | |a DE-12 | ||
| 245 | 1 | 0 | |a A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing |b submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing" |c Friedrich-Schiller-Universität Jena, Institut für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation. D. Fey ... |
| 264 | 1 | |a Jena |b Inst. für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation |c 1997 | |
| 300 | |a 44 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Berichte zur Rechnerarchitektur |v 3,20 : Technical report | |
| 700 | 1 | |a Fey, Dietmar |d 1961- |e Sonstige |0 (DE-588)121048926 |4 oth | |
| 710 | 2 | |a Institut für Informatik (Jena) |b Lehrstuhl für Rechnerarchitektur und -kommunikation |e Sonstige |0 (DE-588)2155538-2 |4 oth | |
| 830 | 0 | |a Berichte zur Rechnerarchitektur |v 3,20 : Technical report |w (DE-604)BV010841142 |9 3,20 | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-007627126 | |
Datensatz im Suchindex
| _version_ | 1812535849992060928 |
|---|---|
| adam_text | |
| any_adam_object | |
| author_GND | (DE-588)121048926 |
| building | Verbundindex |
| bvnumber | BV011350665 |
| ctrlnum | (OCoLC)164761434 (DE-599)BVBBV011350665 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 cb4500</leader><controlfield tag="001">BV011350665</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19971120</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">970512s1997 gw d||| |||| 00||| ger d</controlfield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">950282774</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)164761434</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV011350665</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">ger</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">gw</subfield><subfield code="c">DE</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-12</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing</subfield><subfield code="b">submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing"</subfield><subfield code="c">Friedrich-Schiller-Universität Jena, Institut für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation. D. Fey ...</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Jena</subfield><subfield code="b">Inst. für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation</subfield><subfield code="c">1997</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">44 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Berichte zur Rechnerarchitektur</subfield><subfield code="v">3,20 : Technical report</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Fey, Dietmar</subfield><subfield code="d">1961-</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)121048926</subfield><subfield code="4">oth</subfield></datafield><datafield tag="710" ind1="2" ind2=" "><subfield code="a">Institut für Informatik (Jena)</subfield><subfield code="b">Lehrstuhl für Rechnerarchitektur und -kommunikation</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)2155538-2</subfield><subfield code="4">oth</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Berichte zur Rechnerarchitektur</subfield><subfield code="v">3,20 : Technical report</subfield><subfield code="w">(DE-604)BV010841142</subfield><subfield code="9">3,20</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007627126</subfield></datafield></record></collection> |
| id | DE-604.BV011350665 |
| illustrated | Illustrated |
| indexdate | 2024-10-10T14:01:27Z |
| institution | BVB |
| institution_GND | (DE-588)2155538-2 |
| language | German |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007627126 |
| oclc_num | 164761434 |
| open_access_boolean | |
| owner | DE-12 |
| owner_facet | DE-12 |
| physical | 44 S. graph. Darst. |
| publishDate | 1997 |
| publishDateSearch | 1997 |
| publishDateSort | 1997 |
| publisher | Inst. für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation |
| record_format | marc |
| series | Berichte zur Rechnerarchitektur |
| series2 | Berichte zur Rechnerarchitektur |
| spelling | A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing" Friedrich-Schiller-Universität Jena, Institut für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation. D. Fey ... Jena Inst. für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation 1997 44 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Berichte zur Rechnerarchitektur 3,20 : Technical report Fey, Dietmar 1961- Sonstige (DE-588)121048926 oth Institut für Informatik (Jena) Lehrstuhl für Rechnerarchitektur und -kommunikation Sonstige (DE-588)2155538-2 oth Berichte zur Rechnerarchitektur 3,20 : Technical report (DE-604)BV010841142 3,20 |
| spellingShingle | A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing" Berichte zur Rechnerarchitektur |
| title | A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing" |
| title_auth | A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing" |
| title_exact_search | A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing" |
| title_full | A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing" Friedrich-Schiller-Universität Jena, Institut für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation. D. Fey ... |
| title_fullStr | A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing" Friedrich-Schiller-Universität Jena, Institut für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation. D. Fey ... |
| title_full_unstemmed | A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing" Friedrich-Schiller-Universität Jena, Institut für Informatik, Lehrstuhl für Rechnerarchitektur und -kommunikation. D. Fey ... |
| title_short | A specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing |
| title_sort | a specification for a reconfigurable optoelectronic vlsi processor suitable for digital signal processing submitted to special issue of applied optics massively parallel optical interconnections for high performance computing |
| title_sub | submitted to: special issue of Applied optics "Massively parallel optical interconnections for high performance computing" |
| volume_link | (DE-604)BV010841142 |
| work_keys_str_mv | AT feydietmar aspecificationforareconfigurableoptoelectronicvlsiprocessorsuitablefordigitalsignalprocessingsubmittedtospecialissueofappliedopticsmassivelyparallelopticalinterconnectionsforhighperformancecomputing AT institutfurinformatikjenalehrstuhlfurrechnerarchitekturundkommunikation aspecificationforareconfigurableoptoelectronicvlsiprocessorsuitablefordigitalsignalprocessingsubmittedtospecialissueofappliedopticsmassivelyparallelopticalinterconnectionsforhighperformancecomputing |