Fault simulation on parallel inference machines:
Abstract: "This paper describes a method of fault simulation for parallel processors. The proposed method is based on Time Warp for good simulation and Single Fault Propagation for fault simulation. These methods, however, are modified for efficient parallel execution, removing the barrier betw...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Book |
| Language: | Japanese English |
| Published: |
Tokyo, Japan
1992
|
| Series: | Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum
1197 |
| Subjects: | |
| Summary: | Abstract: "This paper describes a method of fault simulation for parallel processors. The proposed method is based on Time Warp for good simulation and Single Fault Propagation for fault simulation. These methods, however, are modified for efficient parallel execution, removing the barrier between good and fault simulation, and simulating multiple faulty circuits in parallel. Preliminary performance evaluation results on parallel inference machines, Multi-PSI and PIM/m, show good efficiency of our method, about 6 fold speedup on 9 processors even for a small circuit." |
| Physical Description: | 7 S. |
Staff View
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV010976405 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 960927s1992 |||| 00||| jpnod | ||
| 035 | |a (OCoLC)27468839 | ||
| 035 | |a (DE-599)BVBBV010976405 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a jpn |a eng | |
| 049 | |a DE-91G | ||
| 100 | 1 | |a Nakashima, Hiroshi |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Fault simulation on parallel inference machines |c H. Nakashima & R. Satoh |
| 264 | 1 | |a Tokyo, Japan |c 1992 | |
| 300 | |a 7 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum |v 1197 | |
| 520 | 3 | |a Abstract: "This paper describes a method of fault simulation for parallel processors. The proposed method is based on Time Warp for good simulation and Single Fault Propagation for fault simulation. These methods, however, are modified for efficient parallel execution, removing the barrier between good and fault simulation, and simulating multiple faulty circuits in parallel. Preliminary performance evaluation results on parallel inference machines, Multi-PSI and PIM/m, show good efficiency of our method, about 6 fold speedup on 9 processors even for a small circuit." | |
| 650 | 4 | |a Fault-tolerant computing | |
| 650 | 4 | |a Fifth generation computers | |
| 650 | 4 | |a Parallel processing (Electronic computers) | |
| 700 | 1 | |a Satoh, Reiko |e Verfasser |4 aut | |
| 830 | 0 | |a Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum |v 1197 |w (DE-604)BV010943497 |9 1197 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-007345199 | ||
Record in the Search Index
| _version_ | 1804125464822808576 |
|---|---|
| any_adam_object | |
| author | Nakashima, Hiroshi Satoh, Reiko |
| author_facet | Nakashima, Hiroshi Satoh, Reiko |
| author_role | aut aut |
| author_sort | Nakashima, Hiroshi |
| author_variant | h n hn r s rs |
| building | Verbundindex |
| bvnumber | BV010976405 |
| ctrlnum | (OCoLC)27468839 (DE-599)BVBBV010976405 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01672nam a2200325 cb4500</leader><controlfield tag="001">BV010976405</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">960927s1992 |||| 00||| jpnod</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)27468839</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV010976405</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">jpn</subfield><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Nakashima, Hiroshi</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Fault simulation on parallel inference machines</subfield><subfield code="c">H. Nakashima & R. Satoh</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Tokyo, Japan</subfield><subfield code="c">1992</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">7 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum</subfield><subfield code="v">1197</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "This paper describes a method of fault simulation for parallel processors. The proposed method is based on Time Warp for good simulation and Single Fault Propagation for fault simulation. These methods, however, are modified for efficient parallel execution, removing the barrier between good and fault simulation, and simulating multiple faulty circuits in parallel. Preliminary performance evaluation results on parallel inference machines, Multi-PSI and PIM/m, show good efficiency of our method, about 6 fold speedup on 9 processors even for a small circuit."</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Fault-tolerant computing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Fifth generation computers</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Parallel processing (Electronic computers)</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Satoh, Reiko</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum</subfield><subfield code="v">1197</subfield><subfield code="w">(DE-604)BV010943497</subfield><subfield code="9">1197</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007345199</subfield></datafield></record></collection> |
| id | DE-604.BV010976405 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T18:01:59Z |
| institution | BVB |
| language | Japanese English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007345199 |
| oclc_num | 27468839 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM |
| owner_facet | DE-91G DE-BY-TUM |
| physical | 7 S. |
| publishDate | 1992 |
| publishDateSearch | 1992 |
| publishDateSort | 1992 |
| record_format | marc |
| series | Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum |
| series2 | Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum |
| spelling | Nakashima, Hiroshi Verfasser aut Fault simulation on parallel inference machines H. Nakashima & R. Satoh Tokyo, Japan 1992 7 S. txt rdacontent n rdamedia nc rdacarrier Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum 1197 Abstract: "This paper describes a method of fault simulation for parallel processors. The proposed method is based on Time Warp for good simulation and Single Fault Propagation for fault simulation. These methods, however, are modified for efficient parallel execution, removing the barrier between good and fault simulation, and simulating multiple faulty circuits in parallel. Preliminary performance evaluation results on parallel inference machines, Multi-PSI and PIM/m, show good efficiency of our method, about 6 fold speedup on 9 processors even for a small circuit." Fault-tolerant computing Fifth generation computers Parallel processing (Electronic computers) Satoh, Reiko Verfasser aut Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum 1197 (DE-604)BV010943497 1197 |
| spellingShingle | Nakashima, Hiroshi Satoh, Reiko Fault simulation on parallel inference machines Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum Fault-tolerant computing Fifth generation computers Parallel processing (Electronic computers) |
| title | Fault simulation on parallel inference machines |
| title_auth | Fault simulation on parallel inference machines |
| title_exact_search | Fault simulation on parallel inference machines |
| title_full | Fault simulation on parallel inference machines H. Nakashima & R. Satoh |
| title_fullStr | Fault simulation on parallel inference machines H. Nakashima & R. Satoh |
| title_full_unstemmed | Fault simulation on parallel inference machines H. Nakashima & R. Satoh |
| title_short | Fault simulation on parallel inference machines |
| title_sort | fault simulation on parallel inference machines |
| topic | Fault-tolerant computing Fifth generation computers Parallel processing (Electronic computers) |
| topic_facet | Fault-tolerant computing Fifth generation computers Parallel processing (Electronic computers) |
| volume_link | (DE-604)BV010943497 |
| work_keys_str_mv | AT nakashimahiroshi faultsimulationonparallelinferencemachines AT satohreiko faultsimulationonparallelinferencemachines |