Totally verified systems, linking verified software to verified hardware:
Abstract: "We describe exploratory efforts to design and verify a compiler for a formally verified microprocessor as one aspect of the eventual goal of building totally verified systems. Together with a formal proof of correctness for the microprocessor, this yields a precise and rigorously est...
Saved in:
| Main Author: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Cambridge
1989
|
| Series: | Computer Laboratory <Cambridge>: Technical report
178 |
| Subjects: | |
| Summary: | Abstract: "We describe exploratory efforts to design and verify a compiler for a formally verified microprocessor as one aspect of the eventual goal of building totally verified systems. Together with a formal proof of correctness for the microprocessor, this yields a precise and rigorously established link between the semantics of the source language and the execution of compiled code by the fabricated microchip. we describe, in particular: (1) how the limitations of real hardware influenced this proof; and (2) how the general framework provided by higher-order logic was used to formalize the compiler correctness problem for a hierarchially structured language." |
| Physical Description: | 25 S. |
Staff View
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV010410972 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 951006s1989 |||| 00||| engod | ||
| 035 | |a (OCoLC)20797916 | ||
| 035 | |a (DE-599)BVBBV010410972 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 100 | 1 | |a Joyce, Jeffrey J. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Totally verified systems, linking verified software to verified hardware |
| 264 | 1 | |a Cambridge |c 1989 | |
| 300 | |a 25 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Computer Laboratory <Cambridge>: Technical report |v 178 | |
| 520 | 3 | |a Abstract: "We describe exploratory efforts to design and verify a compiler for a formally verified microprocessor as one aspect of the eventual goal of building totally verified systems. Together with a formal proof of correctness for the microprocessor, this yields a precise and rigorously established link between the semantics of the source language and the execution of compiled code by the fabricated microchip. we describe, in particular: (1) how the limitations of real hardware influenced this proof; and (2) how the general framework provided by higher-order logic was used to formalize the compiler correctness problem for a hierarchially structured language." | |
| 650 | 7 | |a Computer hardware |2 sigle | |
| 650 | 7 | |a Computer software |2 sigle | |
| 650 | 4 | |a Compilers (Computer programs) | |
| 650 | 4 | |a Computer programs |x Verification | |
| 830 | 0 | |a Computer Laboratory <Cambridge>: Technical report |v 178 |w (DE-604)BV004055605 |9 178 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-006932961 | ||
Record in the Search Index
| _version_ | 1804124839052574720 |
|---|---|
| any_adam_object | |
| author | Joyce, Jeffrey J. |
| author_facet | Joyce, Jeffrey J. |
| author_role | aut |
| author_sort | Joyce, Jeffrey J. |
| author_variant | j j j jj jjj |
| building | Verbundindex |
| bvnumber | BV010410972 |
| ctrlnum | (OCoLC)20797916 (DE-599)BVBBV010410972 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01661nam a2200313 cb4500</leader><controlfield tag="001">BV010410972</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">951006s1989 |||| 00||| engod</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)20797916</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV010410972</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Joyce, Jeffrey J.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Totally verified systems, linking verified software to verified hardware</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cambridge</subfield><subfield code="c">1989</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">25 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Computer Laboratory <Cambridge>: Technical report</subfield><subfield code="v">178</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "We describe exploratory efforts to design and verify a compiler for a formally verified microprocessor as one aspect of the eventual goal of building totally verified systems. Together with a formal proof of correctness for the microprocessor, this yields a precise and rigorously established link between the semantics of the source language and the execution of compiled code by the fabricated microchip. we describe, in particular: (1) how the limitations of real hardware influenced this proof; and (2) how the general framework provided by higher-order logic was used to formalize the compiler correctness problem for a hierarchially structured language."</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer hardware</subfield><subfield code="2">sigle</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer software</subfield><subfield code="2">sigle</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Compilers (Computer programs)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer programs</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Computer Laboratory <Cambridge>: Technical report</subfield><subfield code="v">178</subfield><subfield code="w">(DE-604)BV004055605</subfield><subfield code="9">178</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006932961</subfield></datafield></record></collection> |
| id | DE-604.BV010410972 |
| illustrated | Not Illustrated |
| indexdate | 2024-07-09T17:52:02Z |
| institution | BVB |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006932961 |
| oclc_num | 20797916 |
| open_access_boolean | |
| physical | 25 S. |
| publishDate | 1989 |
| publishDateSearch | 1989 |
| publishDateSort | 1989 |
| record_format | marc |
| series | Computer Laboratory <Cambridge>: Technical report |
| series2 | Computer Laboratory <Cambridge>: Technical report |
| spelling | Joyce, Jeffrey J. Verfasser aut Totally verified systems, linking verified software to verified hardware Cambridge 1989 25 S. txt rdacontent n rdamedia nc rdacarrier Computer Laboratory <Cambridge>: Technical report 178 Abstract: "We describe exploratory efforts to design and verify a compiler for a formally verified microprocessor as one aspect of the eventual goal of building totally verified systems. Together with a formal proof of correctness for the microprocessor, this yields a precise and rigorously established link between the semantics of the source language and the execution of compiled code by the fabricated microchip. we describe, in particular: (1) how the limitations of real hardware influenced this proof; and (2) how the general framework provided by higher-order logic was used to formalize the compiler correctness problem for a hierarchially structured language." Computer hardware sigle Computer software sigle Compilers (Computer programs) Computer programs Verification Computer Laboratory <Cambridge>: Technical report 178 (DE-604)BV004055605 178 |
| spellingShingle | Joyce, Jeffrey J. Totally verified systems, linking verified software to verified hardware Computer Laboratory <Cambridge>: Technical report Computer hardware sigle Computer software sigle Compilers (Computer programs) Computer programs Verification |
| title | Totally verified systems, linking verified software to verified hardware |
| title_auth | Totally verified systems, linking verified software to verified hardware |
| title_exact_search | Totally verified systems, linking verified software to verified hardware |
| title_full | Totally verified systems, linking verified software to verified hardware |
| title_fullStr | Totally verified systems, linking verified software to verified hardware |
| title_full_unstemmed | Totally verified systems, linking verified software to verified hardware |
| title_short | Totally verified systems, linking verified software to verified hardware |
| title_sort | totally verified systems linking verified software to verified hardware |
| topic | Computer hardware sigle Computer software sigle Compilers (Computer programs) Computer programs Verification |
| topic_facet | Computer hardware Computer software Compilers (Computer programs) Computer programs Verification |
| volume_link | (DE-604)BV004055605 |
| work_keys_str_mv | AT joycejeffreyj totallyverifiedsystemslinkingverifiedsoftwaretoverifiedhardware |