Logic synthesis:
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
New York u.a.
McGraw-Hill
1994
|
Schriftenreihe: | McGraw-Hill series on computer engineering
|
Schlagworte: | |
Beschreibung: | XVII, 404 S. graph. Darst. |
ISBN: | 0070165009 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV009829317 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | t | ||
008 | 940930s1994 d||| |||| 00||| engod | ||
020 | |a 0070165009 |9 0-07-016500-9 | ||
035 | |a (OCoLC)29314634 | ||
035 | |a (DE-599)BVBBV009829317 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 0 | |a eng | |
049 | |a DE-91 |a DE-92 |a DE-1046 | ||
050 | 0 | |a TK7874 | |
082 | 0 | |a 621.39/5 |2 20 | |
084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
084 | |a ZN 4952 |0 (DE-625)157425: |2 rvk | ||
084 | |a ELT 273f |2 stub | ||
100 | 1 | |a Devadas, Srinivas |d 1963- |e Verfasser |0 (DE-588)121371107 |4 aut | |
245 | 1 | 0 | |a Logic synthesis |c Srinivas Devadas ; Abhijit Ghosh ; Kurt Keutzer |
264 | 1 | |a New York u.a. |b McGraw-Hill |c 1994 | |
300 | |a XVII, 404 S. |b graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 0 | |a McGraw-Hill series on computer engineering | |
650 | 4 | |a Datenverarbeitung | |
650 | 4 | |a Computer-aided design | |
650 | 4 | |a Integrated circuits |x Very large scale integration |x Design |x Data processing | |
650 | 4 | |a Logic design |x Data processing | |
650 | 0 | 7 | |a Logischer Entwurf |0 (DE-588)4168051-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 0 | 1 | |a Logischer Entwurf |0 (DE-588)4168051-0 |D s |
689 | 0 | |5 DE-604 | |
700 | 1 | |a Ghosh, Abhijit |e Verfasser |4 aut | |
700 | 1 | |a Keutzer, Kurt |e Verfasser |4 aut | |
999 | |a oai:aleph.bib-bvb.de:BVB01-006507225 |
Datensatz im Suchindex
_version_ | 1804124183931650048 |
---|---|
any_adam_object | |
author | Devadas, Srinivas 1963- Ghosh, Abhijit Keutzer, Kurt |
author_GND | (DE-588)121371107 |
author_facet | Devadas, Srinivas 1963- Ghosh, Abhijit Keutzer, Kurt |
author_role | aut aut aut |
author_sort | Devadas, Srinivas 1963- |
author_variant | s d sd a g ag k k kk |
building | Verbundindex |
bvnumber | BV009829317 |
callnumber-first | T - Technology |
callnumber-label | TK7874 |
callnumber-raw | TK7874 |
callnumber-search | TK7874 |
callnumber-sort | TK 47874 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
classification_rvk | ZN 4950 ZN 4952 |
classification_tum | ELT 273f |
ctrlnum | (OCoLC)29314634 (DE-599)BVBBV009829317 |
dewey-full | 621.39/5 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.39/5 |
dewey-search | 621.39/5 |
dewey-sort | 3621.39 15 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01547nam a2200457 c 4500</leader><controlfield tag="001">BV009829317</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">940930s1994 d||| |||| 00||| engod</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0070165009</subfield><subfield code="9">0-07-016500-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)29314634</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV009829317</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-92</subfield><subfield code="a">DE-1046</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4952</subfield><subfield code="0">(DE-625)157425:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 273f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Devadas, Srinivas</subfield><subfield code="d">1963-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)121371107</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Logic synthesis</subfield><subfield code="c">Srinivas Devadas ; Abhijit Ghosh ; Kurt Keutzer</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York u.a.</subfield><subfield code="b">McGraw-Hill</subfield><subfield code="c">1994</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XVII, 404 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">McGraw-Hill series on computer engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Ghosh, Abhijit</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Keutzer, Kurt</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006507225</subfield></datafield></record></collection> |
id | DE-604.BV009829317 |
illustrated | Illustrated |
indexdate | 2024-07-09T17:41:37Z |
institution | BVB |
isbn | 0070165009 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006507225 |
oclc_num | 29314634 |
open_access_boolean | |
owner | DE-91 DE-BY-TUM DE-92 DE-1046 |
owner_facet | DE-91 DE-BY-TUM DE-92 DE-1046 |
physical | XVII, 404 S. graph. Darst. |
publishDate | 1994 |
publishDateSearch | 1994 |
publishDateSort | 1994 |
publisher | McGraw-Hill |
record_format | marc |
series2 | McGraw-Hill series on computer engineering |
spelling | Devadas, Srinivas 1963- Verfasser (DE-588)121371107 aut Logic synthesis Srinivas Devadas ; Abhijit Ghosh ; Kurt Keutzer New York u.a. McGraw-Hill 1994 XVII, 404 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier McGraw-Hill series on computer engineering Datenverarbeitung Computer-aided design Integrated circuits Very large scale integration Design Data processing Logic design Data processing Logischer Entwurf (DE-588)4168051-0 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf VLSI (DE-588)4117388-0 s Logischer Entwurf (DE-588)4168051-0 s DE-604 Ghosh, Abhijit Verfasser aut Keutzer, Kurt Verfasser aut |
spellingShingle | Devadas, Srinivas 1963- Ghosh, Abhijit Keutzer, Kurt Logic synthesis Datenverarbeitung Computer-aided design Integrated circuits Very large scale integration Design Data processing Logic design Data processing Logischer Entwurf (DE-588)4168051-0 gnd VLSI (DE-588)4117388-0 gnd |
subject_GND | (DE-588)4168051-0 (DE-588)4117388-0 |
title | Logic synthesis |
title_auth | Logic synthesis |
title_exact_search | Logic synthesis |
title_full | Logic synthesis Srinivas Devadas ; Abhijit Ghosh ; Kurt Keutzer |
title_fullStr | Logic synthesis Srinivas Devadas ; Abhijit Ghosh ; Kurt Keutzer |
title_full_unstemmed | Logic synthesis Srinivas Devadas ; Abhijit Ghosh ; Kurt Keutzer |
title_short | Logic synthesis |
title_sort | logic synthesis |
topic | Datenverarbeitung Computer-aided design Integrated circuits Very large scale integration Design Data processing Logic design Data processing Logischer Entwurf (DE-588)4168051-0 gnd VLSI (DE-588)4117388-0 gnd |
topic_facet | Datenverarbeitung Computer-aided design Integrated circuits Very large scale integration Design Data processing Logic design Data processing Logischer Entwurf VLSI |
work_keys_str_mv | AT devadassrinivas logicsynthesis AT ghoshabhijit logicsynthesis AT keutzerkurt logicsynthesis |