Synchronization design for digital systems:
Saved in:
| Main Author: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Boston u.a.
Kluwer Acad. Publ.
1991
|
| Series: | The Kluwer international series in engineering and computer science
123.: VLSI, computer architecture and digital signal processing |
| Subjects: | |
| Item Description: | Literaturangaben |
| Physical Description: | X, 175 S. graph. Darst. |
| ISBN: | 0792391284 |
Staff View
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV006604880 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t | ||
| 008 | 930210s1991 d||| |||| 00||| eng d | ||
| 020 | |a 0792391284 |9 0-7923-9128-4 | ||
| 035 | |a (OCoLC)22507147 | ||
| 035 | |a (DE-599)BVBBV006604880 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-739 | ||
| 050 | 0 | |a TK7868.T5 | |
| 082 | 0 | |a 621.381/5 |2 20 | |
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 100 | 1 | |a Meng, Teresa H. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Synchronization design for digital systems |c by Teresa H. Meng |
| 264 | 1 | |a Boston u.a. |b Kluwer Acad. Publ. |c 1991 | |
| 300 | |a X, 175 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a The Kluwer international series in engineering and computer science |v 123.: VLSI, computer architecture and digital signal processing | |
| 500 | |a Literaturangaben | ||
| 650 | 4 | |a Circuits - Design | |
| 650 | 4 | |a Circuits intégrés numériques - Conception et construction | |
| 650 | 7 | |a Digitales System |2 swd | |
| 650 | 7 | |a Integrierte Schaltung |2 swd | |
| 650 | 4 | |a Minuteries - Conception et construction | |
| 650 | 4 | |a Systèmes échantillonnés | |
| 650 | 7 | |a Zeitdiskretes System |2 swd | |
| 650 | 7 | |a Zeitgeber |2 swd | |
| 650 | 4 | |a Digital integrated circuits |x Design and construction | |
| 650 | 4 | |a Discrete-time systems | |
| 650 | 4 | |a Timing circuits |x Design and construction | |
| 650 | 0 | 7 | |a Digitales System |0 (DE-588)4012300-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Synchronisierung |0 (DE-588)4130847-5 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Digitale integrierte Schaltung |0 (DE-588)4113313-4 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Digitales System |0 (DE-588)4012300-5 |D s |
| 689 | 0 | 1 | |a Synchronisierung |0 (DE-588)4130847-5 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Digitale integrierte Schaltung |0 (DE-588)4113313-4 |D s |
| 689 | 1 | 1 | |a Synchronisierung |0 (DE-588)4130847-5 |D s |
| 689 | 1 | |5 DE-604 | |
| 830 | 0 | |a The Kluwer international series in engineering and computer science |v 123.: VLSI, computer architecture and digital signal processing |w (DE-604)BV023545171 |9 123 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-004218950 | ||
Record in the Search Index
| _version_ | 1804120879369551872 |
|---|---|
| any_adam_object | |
| author | Meng, Teresa H. |
| author_facet | Meng, Teresa H. |
| author_role | aut |
| author_sort | Meng, Teresa H. |
| author_variant | t h m th thm |
| building | Verbundindex |
| bvnumber | BV006604880 |
| callnumber-first | T - Technology |
| callnumber-label | TK7868 |
| callnumber-raw | TK7868.T5 |
| callnumber-search | TK7868.T5 |
| callnumber-sort | TK 47868 T5 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 190 |
| ctrlnum | (OCoLC)22507147 (DE-599)BVBBV006604880 |
| dewey-full | 621.381/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.381/5 |
| dewey-search | 621.381/5 |
| dewey-sort | 3621.381 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02211nam a2200565 cb4500</leader><controlfield tag="001">BV006604880</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">930210s1991 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0792391284</subfield><subfield code="9">0-7923-9128-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)22507147</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV006604880</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-739</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7868.T5</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.381/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Meng, Teresa H.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Synchronization design for digital systems</subfield><subfield code="c">by Teresa H. Meng</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston u.a.</subfield><subfield code="b">Kluwer Acad. Publ.</subfield><subfield code="c">1991</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">X, 175 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">123.: VLSI, computer architecture and digital signal processing</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturangaben</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits - Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés numériques - Conception et construction</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Digitales System</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Minuteries - Conception et construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systèmes échantillonnés</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Zeitdiskretes System</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Zeitgeber</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Digital integrated circuits</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Discrete-time systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Timing circuits</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitales System</subfield><subfield code="0">(DE-588)4012300-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Synchronisierung</subfield><subfield code="0">(DE-588)4130847-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitale integrierte Schaltung</subfield><subfield code="0">(DE-588)4113313-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitales System</subfield><subfield code="0">(DE-588)4012300-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Synchronisierung</subfield><subfield code="0">(DE-588)4130847-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Digitale integrierte Schaltung</subfield><subfield code="0">(DE-588)4113313-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Synchronisierung</subfield><subfield code="0">(DE-588)4130847-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">123.: VLSI, computer architecture and digital signal processing</subfield><subfield code="w">(DE-604)BV023545171</subfield><subfield code="9">123</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-004218950</subfield></datafield></record></collection> |
| id | DE-604.BV006604880 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T16:49:06Z |
| institution | BVB |
| isbn | 0792391284 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-004218950 |
| oclc_num | 22507147 |
| open_access_boolean | |
| owner | DE-739 |
| owner_facet | DE-739 |
| physical | X, 175 S. graph. Darst. |
| publishDate | 1991 |
| publishDateSearch | 1991 |
| publishDateSort | 1991 |
| publisher | Kluwer Acad. Publ. |
| record_format | marc |
| series | The Kluwer international series in engineering and computer science |
| series2 | The Kluwer international series in engineering and computer science |
| spelling | Meng, Teresa H. Verfasser aut Synchronization design for digital systems by Teresa H. Meng Boston u.a. Kluwer Acad. Publ. 1991 X, 175 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier The Kluwer international series in engineering and computer science 123.: VLSI, computer architecture and digital signal processing Literaturangaben Circuits - Design Circuits intégrés numériques - Conception et construction Digitales System swd Integrierte Schaltung swd Minuteries - Conception et construction Systèmes échantillonnés Zeitdiskretes System swd Zeitgeber swd Digital integrated circuits Design and construction Discrete-time systems Timing circuits Design and construction Digitales System (DE-588)4012300-5 gnd rswk-swf Synchronisierung (DE-588)4130847-5 gnd rswk-swf Digitale integrierte Schaltung (DE-588)4113313-4 gnd rswk-swf Digitales System (DE-588)4012300-5 s Synchronisierung (DE-588)4130847-5 s DE-604 Digitale integrierte Schaltung (DE-588)4113313-4 s The Kluwer international series in engineering and computer science 123.: VLSI, computer architecture and digital signal processing (DE-604)BV023545171 123 |
| spellingShingle | Meng, Teresa H. Synchronization design for digital systems The Kluwer international series in engineering and computer science Circuits - Design Circuits intégrés numériques - Conception et construction Digitales System swd Integrierte Schaltung swd Minuteries - Conception et construction Systèmes échantillonnés Zeitdiskretes System swd Zeitgeber swd Digital integrated circuits Design and construction Discrete-time systems Timing circuits Design and construction Digitales System (DE-588)4012300-5 gnd Synchronisierung (DE-588)4130847-5 gnd Digitale integrierte Schaltung (DE-588)4113313-4 gnd |
| subject_GND | (DE-588)4012300-5 (DE-588)4130847-5 (DE-588)4113313-4 |
| title | Synchronization design for digital systems |
| title_auth | Synchronization design for digital systems |
| title_exact_search | Synchronization design for digital systems |
| title_full | Synchronization design for digital systems by Teresa H. Meng |
| title_fullStr | Synchronization design for digital systems by Teresa H. Meng |
| title_full_unstemmed | Synchronization design for digital systems by Teresa H. Meng |
| title_short | Synchronization design for digital systems |
| title_sort | synchronization design for digital systems |
| topic | Circuits - Design Circuits intégrés numériques - Conception et construction Digitales System swd Integrierte Schaltung swd Minuteries - Conception et construction Systèmes échantillonnés Zeitdiskretes System swd Zeitgeber swd Digital integrated circuits Design and construction Discrete-time systems Timing circuits Design and construction Digitales System (DE-588)4012300-5 gnd Synchronisierung (DE-588)4130847-5 gnd Digitale integrierte Schaltung (DE-588)4113313-4 gnd |
| topic_facet | Circuits - Design Circuits intégrés numériques - Conception et construction Digitales System Integrierte Schaltung Minuteries - Conception et construction Systèmes échantillonnés Zeitdiskretes System Zeitgeber Digital integrated circuits Design and construction Discrete-time systems Timing circuits Design and construction Synchronisierung Digitale integrierte Schaltung |
| volume_link | (DE-604)BV023545171 |
| work_keys_str_mv | AT mengteresah synchronizationdesignfordigitalsystems |