Holdings: Computer logic :: THWS Bibkatalog

Computer logic: principles and technology

Saved in:

Bibliographic Details
Main Authors:	Hutchison, David (Author), Silvester, Peter (Author)
Format:	Book
Language:	English
Published:	Chichester Horwood u.a. 1987
Series:	Ellis Horwood books in computing science
Subjects:	Circuits logiques Computer Computerarchitektur Hardware Integrierte Schaltung Logischer Entwurf Ontwerpen Ordinateurs - Circuits Schakelingen Structure logique Electronic digital computers > Circuits Logic circuits
Physical Description:	265 S. graph. Darst.
ISBN:	0745803164 0745803172 0470209887

Staff View

MARC


LEADER	00000nam a2200000 c 4500
001	BV006555013
003	DE-604
005	00000000000000.0
007	t
008	930210s1987 d\|\|\| \|\|\|\| 00\|\|\| eng d
020			\|a 0745803164 \|9 0-7458-0316-4
020			\|a 0745803172 \|9 0-7458-0317-2
020			\|a 0470209887 \|9 0-470-20988-7
035			\|a (OCoLC)16355403
035			\|a (DE-599)BVBBV006555013
040			\|a DE-604 \|b ger \|e rakddb
041	0		\|a eng
049			\|a DE-739
050		0	\|a TK7888.4
082	0		\|a 621.395 \|2 19
084			\|a ST 190 \|0 (DE-625)143607: \|2 rvk
100	1		\|a Hutchison, David \|e Verfasser \|4 aut
245	1	0	\|a Computer logic \|b principles and technology \|c David Hutchison and Peter Silvester
264		1	\|a Chichester \|b Horwood u.a. \|c 1987
300			\|a 265 S. \|b graph. Darst.
336			\|b txt \|2 rdacontent
337			\|b n \|2 rdamedia
338			\|b nc \|2 rdacarrier
490	0		\|a Ellis Horwood books in computing science
650		4	\|a Circuits logiques
650		7	\|a Computer \|2 swd
650		7	\|a Computerarchitektur \|2 swd
650		7	\|a Hardware \|2 gtt
650		7	\|a Hardware \|2 swd
650		7	\|a Integrierte Schaltung \|2 swd
650		7	\|a Logischer Entwurf \|2 swd
650		7	\|a Ontwerpen \|2 gtt
650		4	\|a Ordinateurs - Circuits
650		7	\|a Schakelingen \|2 gtt
650		4	\|a Structure logique
650		4	\|a Electronic digital computers \|x Circuits
650		4	\|a Logic circuits
650	0	7	\|a Computer \|0 (DE-588)4070083-5 \|2 gnd \|9 rswk-swf
650	0	7	\|a Hardware \|0 (DE-588)4023422-8 \|2 gnd \|9 rswk-swf
650	0	7	\|a Logischer Entwurf \|0 (DE-588)4168051-0 \|2 gnd \|9 rswk-swf
650	0	7	\|a Computerarchitektur \|0 (DE-588)4048717-9 \|2 gnd \|9 rswk-swf
650	0	7	\|a Integrierte Schaltung \|0 (DE-588)4027242-4 \|2 gnd \|9 rswk-swf
689	0	0	\|a Computerarchitektur \|0 (DE-588)4048717-9 \|D s
689	0		\|5 DE-604
689	1	0	\|a Hardware \|0 (DE-588)4023422-8 \|D s
689	1	1	\|a Integrierte Schaltung \|0 (DE-588)4027242-4 \|D s
689	1		\|5 DE-604
689	2	0	\|a Computer \|0 (DE-588)4070083-5 \|D s
689	2	1	\|a Logischer Entwurf \|0 (DE-588)4168051-0 \|D s
689	2		\|5 DE-604
700	1		\|a Silvester, Peter \|e Verfasser \|4 aut
999			\|a oai:aleph.bib-bvb.de:BVB01-004179747

Record in the Search Index

_version_	1804120824861425664
any_adam_object
author	Hutchison, David Silvester, Peter
author_facet	Hutchison, David Silvester, Peter
author_role	aut aut
author_sort	Hutchison, David
author_variant	d h dh p s ps
building	Verbundindex
bvnumber	BV006555013
callnumber-first	T - Technology
callnumber-label	TK7888
callnumber-raw	TK7888.4
callnumber-search	TK7888.4
callnumber-sort	TK 47888.4
callnumber-subject	TK - Electrical and Nuclear Engineering
classification_rvk	ST 190
ctrlnum	(OCoLC)16355403 (DE-599)BVBBV006555013
dewey-full	621.395
dewey-hundreds	600 - Technology (Applied sciences)
dewey-ones	621 - Applied physics
dewey-raw	621.395
dewey-search	621.395
dewey-sort	3621.395
dewey-tens	620 - Engineering and allied operations
discipline	Informatik Elektrotechnik / Elektronik / Nachrichtentechnik
format	Book
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02154nam a2200649 c 4500</leader><controlfield tag="001">BV006555013</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">930210s1987 d\|\|\| \|\|\|\| 00\|\|\| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0745803164</subfield><subfield code="9">0-7458-0316-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0745803172</subfield><subfield code="9">0-7458-0317-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0470209887</subfield><subfield code="9">0-470-20988-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)16355403</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV006555013</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-739</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7888.4</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">19</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Hutchison, David</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Computer logic</subfield><subfield code="b">principles and technology</subfield><subfield code="c">David Hutchison and Peter Silvester</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Chichester</subfield><subfield code="b">Horwood u.a.</subfield><subfield code="c">1987</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">265 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Ellis Horwood books in computing science</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits logiques</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computer</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Hardware</subfield><subfield code="2">gtt</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Hardware</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Logischer Entwurf</subfield><subfield code="2">swd</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Ontwerpen</subfield><subfield code="2">gtt</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ordinateurs - Circuits</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Schakelingen</subfield><subfield code="2">gtt</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Structure logique</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Circuits</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardware</subfield><subfield code="0">(DE-588)4023422-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Hardware</subfield><subfield code="0">(DE-588)4023422-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2="1"><subfield code="a">Logischer Entwurf</subfield><subfield code="0">(DE-588)4168051-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Silvester, Peter</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-004179747</subfield></datafield></record></collection>
id	DE-604.BV006555013
illustrated	Illustrated
indexdate	2024-07-09T16:48:14Z
institution	BVB
isbn	0745803164 0745803172 0470209887
language	English
oai_aleph_id	oai:aleph.bib-bvb.de:BVB01-004179747
oclc_num	16355403
open_access_boolean
owner	DE-739
owner_facet	DE-739
physical	265 S. graph. Darst.
publishDate	1987
publishDateSearch	1987
publishDateSort	1987
publisher	Horwood u.a.
record_format	marc
series2	Ellis Horwood books in computing science
spelling	Hutchison, David Verfasser aut Computer logic principles and technology David Hutchison and Peter Silvester Chichester Horwood u.a. 1987 265 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Ellis Horwood books in computing science Circuits logiques Computer swd Computerarchitektur swd Hardware gtt Hardware swd Integrierte Schaltung swd Logischer Entwurf swd Ontwerpen gtt Ordinateurs - Circuits Schakelingen gtt Structure logique Electronic digital computers Circuits Logic circuits Computer (DE-588)4070083-5 gnd rswk-swf Hardware (DE-588)4023422-8 gnd rswk-swf Logischer Entwurf (DE-588)4168051-0 gnd rswk-swf Computerarchitektur (DE-588)4048717-9 gnd rswk-swf Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Computerarchitektur (DE-588)4048717-9 s DE-604 Hardware (DE-588)4023422-8 s Integrierte Schaltung (DE-588)4027242-4 s Computer (DE-588)4070083-5 s Logischer Entwurf (DE-588)4168051-0 s Silvester, Peter Verfasser aut
spellingShingle	Hutchison, David Silvester, Peter Computer logic principles and technology Circuits logiques Computer swd Computerarchitektur swd Hardware gtt Hardware swd Integrierte Schaltung swd Logischer Entwurf swd Ontwerpen gtt Ordinateurs - Circuits Schakelingen gtt Structure logique Electronic digital computers Circuits Logic circuits Computer (DE-588)4070083-5 gnd Hardware (DE-588)4023422-8 gnd Logischer Entwurf (DE-588)4168051-0 gnd Computerarchitektur (DE-588)4048717-9 gnd Integrierte Schaltung (DE-588)4027242-4 gnd
subject_GND	(DE-588)4070083-5 (DE-588)4023422-8 (DE-588)4168051-0 (DE-588)4048717-9 (DE-588)4027242-4
title	Computer logic principles and technology
title_auth	Computer logic principles and technology
title_exact_search	Computer logic principles and technology
title_full	Computer logic principles and technology David Hutchison and Peter Silvester
title_fullStr	Computer logic principles and technology David Hutchison and Peter Silvester
title_full_unstemmed	Computer logic principles and technology David Hutchison and Peter Silvester
title_short	Computer logic
title_sort	computer logic principles and technology
title_sub	principles and technology
topic	Circuits logiques Computer swd Computerarchitektur swd Hardware gtt Hardware swd Integrierte Schaltung swd Logischer Entwurf swd Ontwerpen gtt Ordinateurs - Circuits Schakelingen gtt Structure logique Electronic digital computers Circuits Logic circuits Computer (DE-588)4070083-5 gnd Hardware (DE-588)4023422-8 gnd Logischer Entwurf (DE-588)4168051-0 gnd Computerarchitektur (DE-588)4048717-9 gnd Integrierte Schaltung (DE-588)4027242-4 gnd
topic_facet	Circuits logiques Computer Computerarchitektur Hardware Integrierte Schaltung Logischer Entwurf Ontwerpen Ordinateurs - Circuits Schakelingen Structure logique Electronic digital computers Circuits Logic circuits
work_keys_str_mv	AT hutchisondavid computerlogicprinciplesandtechnology AT silvesterpeter computerlogicprinciplesandtechnology

Holdings

There is no print copy available.

Interlibrary loan Place Request Caution: Not in THWS collection!

MARC

Record in the Search Index

There is no print copy available.

Similar Items