VLSI design for manufacturing: yield enhancement
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Boston u.a.
Kluwer
1990
|
| Series: | Kluwer international series in engineering and computer science
86.: VLSI, computer architecture and digital signal processing. |
| Subjects: | |
| Item Description: | Literaturverz. S. 269 - 283 |
| Physical Description: | XII, 291 S. graph. Darst. |
| ISBN: | 0792390547 |
Staff View
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV004378671 | ||
| 003 | DE-604 | ||
| 005 | 19921103 | ||
| 007 | t | ||
| 008 | 910614s1990 d||| |||| 00||| eng d | ||
| 020 | |a 0792390547 |9 0-7923-9054-7 | ||
| 035 | |a (OCoLC)20490418 | ||
| 035 | |a (DE-599)BVBBV004378671 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 |a DE-29T |a DE-898 | ||
| 050 | 0 | |a TK7874 | |
| 082 | 0 | |a 621.39/5 |2 20 | |
| 084 | |a ELT 272f |2 stub | ||
| 100 | 1 | |a Director, Stephen W. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a VLSI design for manufacturing |b yield enhancement |c by Stephen W. Director ; Wojciech Maly ; Andrzej J. Strojwas |
| 264 | 1 | |a Boston u.a. |b Kluwer |c 1990 | |
| 300 | |a XII, 291 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Kluwer international series in engineering and computer science |v 86.: VLSI, computer architecture and digital signal processing. | |
| 500 | |a Literaturverz. S. 269 - 283 | ||
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Computer-aided design | |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 1 | 1 | |a Schaltungsentwurf |0 (DE-588)4179389-4 |D s |
| 689 | 1 | |5 DE-604 | |
| 700 | 1 | |a Maly, Wojciech |e Verfasser |4 aut | |
| 700 | 1 | |a Strojwas, Andrzej J. |e Verfasser |4 aut | |
| 830 | 0 | |a Kluwer international series in engineering and computer science |v 86.: VLSI, computer architecture and digital signal processing. |w (DE-604)BV023545171 |9 86 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-002717146 | ||
Record in the Search Index
| _version_ | 1804118556876472320 |
|---|---|
| any_adam_object | |
| author | Director, Stephen W. Maly, Wojciech Strojwas, Andrzej J. |
| author_facet | Director, Stephen W. Maly, Wojciech Strojwas, Andrzej J. |
| author_role | aut aut aut |
| author_sort | Director, Stephen W. |
| author_variant | s w d sw swd w m wm a j s aj ajs |
| building | Verbundindex |
| bvnumber | BV004378671 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874 |
| callnumber-search | TK7874 |
| callnumber-sort | TK 47874 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_tum | ELT 272f |
| ctrlnum | (OCoLC)20490418 (DE-599)BVBBV004378671 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01827nam a2200469 cb4500</leader><controlfield tag="001">BV004378671</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19921103 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">910614s1990 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0792390547</subfield><subfield code="9">0-7923-9054-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)20490418</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV004378671</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-898</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 272f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Director, Stephen W.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VLSI design for manufacturing</subfield><subfield code="b">yield enhancement</subfield><subfield code="c">by Stephen W. Director ; Wojciech Maly ; Andrzej J. Strojwas</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston u.a.</subfield><subfield code="b">Kluwer</subfield><subfield code="c">1990</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XII, 291 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Kluwer international series in engineering and computer science</subfield><subfield code="v">86.: VLSI, computer architecture and digital signal processing.</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturverz. S. 269 - 283</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Maly, Wojciech</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Strojwas, Andrzej J.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Kluwer international series in engineering and computer science</subfield><subfield code="v">86.: VLSI, computer architecture and digital signal processing.</subfield><subfield code="w">(DE-604)BV023545171</subfield><subfield code="9">86</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-002717146</subfield></datafield></record></collection> |
| id | DE-604.BV004378671 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T16:12:11Z |
| institution | BVB |
| isbn | 0792390547 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-002717146 |
| oclc_num | 20490418 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM DE-29T DE-898 DE-BY-UBR |
| owner_facet | DE-91 DE-BY-TUM DE-29T DE-898 DE-BY-UBR |
| physical | XII, 291 S. graph. Darst. |
| publishDate | 1990 |
| publishDateSearch | 1990 |
| publishDateSort | 1990 |
| publisher | Kluwer |
| record_format | marc |
| series | Kluwer international series in engineering and computer science |
| series2 | Kluwer international series in engineering and computer science |
| spelling | Director, Stephen W. Verfasser aut VLSI design for manufacturing yield enhancement by Stephen W. Director ; Wojciech Maly ; Andrzej J. Strojwas Boston u.a. Kluwer 1990 XII, 291 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier Kluwer international series in engineering and computer science 86.: VLSI, computer architecture and digital signal processing. Literaturverz. S. 269 - 283 Integrated circuits Very large scale integration Computer-aided design VLSI (DE-588)4117388-0 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf VLSI (DE-588)4117388-0 s Entwurf (DE-588)4121208-3 s DE-604 Schaltungsentwurf (DE-588)4179389-4 s Maly, Wojciech Verfasser aut Strojwas, Andrzej J. Verfasser aut Kluwer international series in engineering and computer science 86.: VLSI, computer architecture and digital signal processing. (DE-604)BV023545171 86 |
| spellingShingle | Director, Stephen W. Maly, Wojciech Strojwas, Andrzej J. VLSI design for manufacturing yield enhancement Kluwer international series in engineering and computer science Integrated circuits Very large scale integration Computer-aided design VLSI (DE-588)4117388-0 gnd Entwurf (DE-588)4121208-3 gnd Schaltungsentwurf (DE-588)4179389-4 gnd |
| subject_GND | (DE-588)4117388-0 (DE-588)4121208-3 (DE-588)4179389-4 |
| title | VLSI design for manufacturing yield enhancement |
| title_auth | VLSI design for manufacturing yield enhancement |
| title_exact_search | VLSI design for manufacturing yield enhancement |
| title_full | VLSI design for manufacturing yield enhancement by Stephen W. Director ; Wojciech Maly ; Andrzej J. Strojwas |
| title_fullStr | VLSI design for manufacturing yield enhancement by Stephen W. Director ; Wojciech Maly ; Andrzej J. Strojwas |
| title_full_unstemmed | VLSI design for manufacturing yield enhancement by Stephen W. Director ; Wojciech Maly ; Andrzej J. Strojwas |
| title_short | VLSI design for manufacturing |
| title_sort | vlsi design for manufacturing yield enhancement |
| title_sub | yield enhancement |
| topic | Integrated circuits Very large scale integration Computer-aided design VLSI (DE-588)4117388-0 gnd Entwurf (DE-588)4121208-3 gnd Schaltungsentwurf (DE-588)4179389-4 gnd |
| topic_facet | Integrated circuits Very large scale integration Computer-aided design VLSI Entwurf Schaltungsentwurf |
| volume_link | (DE-604)BV023545171 |
| work_keys_str_mv | AT directorstephenw vlsidesignformanufacturingyieldenhancement AT malywojciech vlsidesignformanufacturingyieldenhancement AT strojwasandrzejj vlsidesignformanufacturingyieldenhancement |