Simulated annealing for VLSI design:
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Boston u.a.
Kluwer Acad. Publ.
1988
|
| Series: | The Kluwer international series in engineering and computer science
42.: VLSI, computer architecture and digital signal processing. |
| Subjects: | |
| Item Description: | Literaturverz. S. 185 - 198 |
| Physical Description: | VII, 202 S. graph. Darst. |
| ISBN: | 0898382564 |
Staff View
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV002211592 | ||
| 003 | DE-604 | ||
| 005 | 20110506 | ||
| 007 | t | ||
| 008 | 890928s1988 d||| |||| 00||| eng d | ||
| 020 | |a 0898382564 |9 0-89838-256-4 | ||
| 035 | |a (OCoLC)16833031 | ||
| 035 | |a (DE-599)BVBBV002211592 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 |a DE-739 |a DE-29T |a DE-706 | ||
| 050 | 0 | |a TK7874 | |
| 082 | 0 | |a 621.381/73 |2 19 | |
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ELT 355f |2 stub | ||
| 100 | 1 | |a Wong, D. F. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Simulated annealing for VLSI design |c by D. F. Wong ; H. W. Leong ; C. L. Liu |
| 264 | 1 | |a Boston u.a. |b Kluwer Acad. Publ. |c 1988 | |
| 300 | |a VII, 202 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a The Kluwer international series in engineering and computer science |v 42.: VLSI, computer architecture and digital signal processing. | |
| 500 | |a Literaturverz. S. 185 - 198 | ||
| 650 | 4 | |a Datenverarbeitung | |
| 650 | 4 | |a Mathematisches Modell | |
| 650 | 4 | |a Annealing of metals |x Mathematical models | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Design and construction |x Data processing | |
| 650 | 0 | 7 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Wärmebehandlung |0 (DE-588)4064180-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Optimierung |0 (DE-588)4043664-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Glühen |0 (DE-588)4125136-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Simulation |0 (DE-588)4055072-2 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Tempern |0 (DE-588)4184700-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Tempern |0 (DE-588)4184700-3 |D s |
| 689 | 0 | 2 | |a Simulation |0 (DE-588)4055072-2 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 1 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 1 | |5 DE-604 | |
| 689 | 2 | 0 | |a Optimierung |0 (DE-588)4043664-0 |D s |
| 689 | 2 | |8 1\p |5 DE-604 | |
| 689 | 3 | 0 | |a Wärmebehandlung |0 (DE-588)4064180-6 |D s |
| 689 | 3 | |8 2\p |5 DE-604 | |
| 689 | 4 | 0 | |a Integrierte Schaltung |0 (DE-588)4027242-4 |D s |
| 689 | 4 | |8 3\p |5 DE-604 | |
| 689 | 5 | 0 | |a Glühen |0 (DE-588)4125136-2 |D s |
| 689 | 5 | |8 4\p |5 DE-604 | |
| 700 | 1 | |a Leong, Hon Wai |d 1955- |e Verfasser |0 (DE-588)1018350985 |4 aut | |
| 700 | 1 | |a Liu, C. L. |d 1934- |e Verfasser |0 (DE-588)1034180517 |4 aut | |
| 830 | 0 | |a The Kluwer international series in engineering and computer science |v 42.: VLSI, computer architecture and digital signal processing. |w (DE-604)BV023545171 |9 42 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-001452506 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 3\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 4\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Record in the Search Index
| _version_ | 1804116665808453632 |
|---|---|
| any_adam_object | |
| author | Wong, D. F. Leong, Hon Wai 1955- Liu, C. L. 1934- |
| author_GND | (DE-588)1018350985 (DE-588)1034180517 |
| author_facet | Wong, D. F. Leong, Hon Wai 1955- Liu, C. L. 1934- |
| author_role | aut aut aut |
| author_sort | Wong, D. F. |
| author_variant | d f w df dfw h w l hw hwl c l l cl cll |
| building | Verbundindex |
| bvnumber | BV002211592 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874 |
| callnumber-search | TK7874 |
| callnumber-sort | TK 47874 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 190 |
| classification_tum | ELT 355f |
| ctrlnum | (OCoLC)16833031 (DE-599)BVBBV002211592 |
| dewey-full | 621.381/73 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.381/73 |
| dewey-search | 621.381/73 |
| dewey-sort | 3621.381 273 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03075nam a2200733 cb4500</leader><controlfield tag="001">BV002211592</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20110506 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">890928s1988 d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0898382564</subfield><subfield code="9">0-89838-256-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)16833031</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV002211592</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.381/73</subfield><subfield code="2">19</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 355f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Wong, D. F.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Simulated annealing for VLSI design</subfield><subfield code="c">by D. F. Wong ; H. W. Leong ; C. L. Liu</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston u.a.</subfield><subfield code="b">Kluwer Acad. Publ.</subfield><subfield code="c">1988</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">VII, 202 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">42.: VLSI, computer architecture and digital signal processing.</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturverz. S. 185 - 198</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mathematisches Modell</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Annealing of metals</subfield><subfield code="x">Mathematical models</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design and construction</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Wärmebehandlung</subfield><subfield code="0">(DE-588)4064180-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Optimierung</subfield><subfield code="0">(DE-588)4043664-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Glühen</subfield><subfield code="0">(DE-588)4125136-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Tempern</subfield><subfield code="0">(DE-588)4184700-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Tempern</subfield><subfield code="0">(DE-588)4184700-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Optimierung</subfield><subfield code="0">(DE-588)4043664-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">Wärmebehandlung</subfield><subfield code="0">(DE-588)4064180-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="4" ind2="0"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2=" "><subfield code="8">3\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="5" ind2="0"><subfield code="a">Glühen</subfield><subfield code="0">(DE-588)4125136-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="5" ind2=" "><subfield code="8">4\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Leong, Hon Wai</subfield><subfield code="d">1955-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1018350985</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Liu, C. L.</subfield><subfield code="d">1934-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)1034180517</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">42.: VLSI, computer architecture and digital signal processing.</subfield><subfield code="w">(DE-604)BV023545171</subfield><subfield code="9">42</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-001452506</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">3\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">4\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV002211592 |
| illustrated | Illustrated |
| indexdate | 2024-07-09T15:42:07Z |
| institution | BVB |
| isbn | 0898382564 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-001452506 |
| oclc_num | 16833031 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM DE-739 DE-29T DE-706 |
| owner_facet | DE-91 DE-BY-TUM DE-739 DE-29T DE-706 |
| physical | VII, 202 S. graph. Darst. |
| publishDate | 1988 |
| publishDateSearch | 1988 |
| publishDateSort | 1988 |
| publisher | Kluwer Acad. Publ. |
| record_format | marc |
| series | The Kluwer international series in engineering and computer science |
| series2 | The Kluwer international series in engineering and computer science |
| spelling | Wong, D. F. Verfasser aut Simulated annealing for VLSI design by D. F. Wong ; H. W. Leong ; C. L. Liu Boston u.a. Kluwer Acad. Publ. 1988 VII, 202 S. graph. Darst. txt rdacontent n rdamedia nc rdacarrier The Kluwer international series in engineering and computer science 42.: VLSI, computer architecture and digital signal processing. Literaturverz. S. 185 - 198 Datenverarbeitung Mathematisches Modell Annealing of metals Mathematical models Integrated circuits Very large scale integration Design and construction Data processing Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf Wärmebehandlung (DE-588)4064180-6 gnd rswk-swf Optimierung (DE-588)4043664-0 gnd rswk-swf Glühen (DE-588)4125136-2 gnd rswk-swf Simulation (DE-588)4055072-2 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf Tempern (DE-588)4184700-3 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf VLSI (DE-588)4117388-0 s Tempern (DE-588)4184700-3 s Simulation (DE-588)4055072-2 s DE-604 Entwurf (DE-588)4121208-3 s Optimierung (DE-588)4043664-0 s 1\p DE-604 Wärmebehandlung (DE-588)4064180-6 s 2\p DE-604 Integrierte Schaltung (DE-588)4027242-4 s 3\p DE-604 Glühen (DE-588)4125136-2 s 4\p DE-604 Leong, Hon Wai 1955- Verfasser (DE-588)1018350985 aut Liu, C. L. 1934- Verfasser (DE-588)1034180517 aut The Kluwer international series in engineering and computer science 42.: VLSI, computer architecture and digital signal processing. (DE-604)BV023545171 42 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 3\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 4\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Wong, D. F. Leong, Hon Wai 1955- Liu, C. L. 1934- Simulated annealing for VLSI design The Kluwer international series in engineering and computer science Datenverarbeitung Mathematisches Modell Annealing of metals Mathematical models Integrated circuits Very large scale integration Design and construction Data processing Integrierte Schaltung (DE-588)4027242-4 gnd Wärmebehandlung (DE-588)4064180-6 gnd Optimierung (DE-588)4043664-0 gnd Glühen (DE-588)4125136-2 gnd Simulation (DE-588)4055072-2 gnd Entwurf (DE-588)4121208-3 gnd Tempern (DE-588)4184700-3 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4027242-4 (DE-588)4064180-6 (DE-588)4043664-0 (DE-588)4125136-2 (DE-588)4055072-2 (DE-588)4121208-3 (DE-588)4184700-3 (DE-588)4117388-0 |
| title | Simulated annealing for VLSI design |
| title_auth | Simulated annealing for VLSI design |
| title_exact_search | Simulated annealing for VLSI design |
| title_full | Simulated annealing for VLSI design by D. F. Wong ; H. W. Leong ; C. L. Liu |
| title_fullStr | Simulated annealing for VLSI design by D. F. Wong ; H. W. Leong ; C. L. Liu |
| title_full_unstemmed | Simulated annealing for VLSI design by D. F. Wong ; H. W. Leong ; C. L. Liu |
| title_short | Simulated annealing for VLSI design |
| title_sort | simulated annealing for vlsi design |
| topic | Datenverarbeitung Mathematisches Modell Annealing of metals Mathematical models Integrated circuits Very large scale integration Design and construction Data processing Integrierte Schaltung (DE-588)4027242-4 gnd Wärmebehandlung (DE-588)4064180-6 gnd Optimierung (DE-588)4043664-0 gnd Glühen (DE-588)4125136-2 gnd Simulation (DE-588)4055072-2 gnd Entwurf (DE-588)4121208-3 gnd Tempern (DE-588)4184700-3 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | Datenverarbeitung Mathematisches Modell Annealing of metals Mathematical models Integrated circuits Very large scale integration Design and construction Data processing Integrierte Schaltung Wärmebehandlung Optimierung Glühen Simulation Entwurf Tempern VLSI |
| volume_link | (DE-604)BV023545171 |
| work_keys_str_mv | AT wongdf simulatedannealingforvlsidesign AT leonghonwai simulatedannealingforvlsidesign AT liucl simulatedannealingforvlsidesign |