FPGA-based prototyping methodology manual: best practices in design-for-prototyping
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Buch |
Sprache: | English |
Veröffentlicht: |
Mountain View, CA
Synopsys Press
2011
|
Schlagworte: | |
Beschreibung: | Includes bibliographical references (p. 438-441) and index |
Beschreibung: | XXII, 470 p. Ill. 24 cm |
ISBN: | 9781617300042 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV037406405 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | t | ||
008 | 110518s2011 a||| |||| 00||| eng d | ||
020 | |a 9781617300042 |9 978-1-61730-004-2 | ||
035 | |a (OCoLC)729918407 | ||
035 | |a (DE-599)BSZ343292211 | ||
040 | |a DE-604 |b ger | ||
041 | 0 | |a eng | |
049 | |a DE-1043 | ||
084 | |a ZN 4950 |0 (DE-625)157424: |2 rvk | ||
100 | 1 | |a Amos, Doug |e Verfasser |4 aut | |
245 | 1 | 0 | |a FPGA-based prototyping methodology manual |b best practices in design-for-prototyping |c Doug Amos, Austin Lesea, René Richter |
264 | 1 | |a Mountain View, CA |b Synopsys Press |c 2011 | |
300 | |a XXII, 470 p. |b Ill. |c 24 cm | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
500 | |a Includes bibliographical references (p. 438-441) and index | ||
650 | 4 | |a Field programmable gate arrays / Computer-aided design | |
650 | 4 | |a Systems on a chip / Design and construction | |
650 | 4 | |a Rapid prototyping | |
650 | 0 | 7 | |a System-on-Chip |0 (DE-588)4740357-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Field programmable gate array |0 (DE-588)4347749-5 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Field programmable gate array |0 (DE-588)4347749-5 |D s |
689 | 0 | 1 | |a System-on-Chip |0 (DE-588)4740357-3 |D s |
689 | 0 | |5 DE-604 | |
700 | 1 | |a Lesea, Austin |e Verfasser |4 aut | |
700 | 1 | |a Richter, René |d 1977- |e Verfasser |0 (DE-588)13661678X |4 aut | |
999 | |a oai:aleph.bib-bvb.de:BVB01-022558966 |
Datensatz im Suchindex
_version_ | 1804145701773377537 |
---|---|
any_adam_object | |
author | Amos, Doug Lesea, Austin Richter, René 1977- |
author_GND | (DE-588)13661678X |
author_facet | Amos, Doug Lesea, Austin Richter, René 1977- |
author_role | aut aut aut |
author_sort | Amos, Doug |
author_variant | d a da a l al r r rr |
building | Verbundindex |
bvnumber | BV037406405 |
classification_rvk | ZN 4950 |
ctrlnum | (OCoLC)729918407 (DE-599)BSZ343292211 |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01475nam a2200397 c 4500</leader><controlfield tag="001">BV037406405</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">110518s2011 a||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781617300042</subfield><subfield code="9">978-1-61730-004-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)729918407</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BSZ343292211</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1043</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4950</subfield><subfield code="0">(DE-625)157424:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Amos, Doug</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">FPGA-based prototyping methodology manual</subfield><subfield code="b">best practices in design-for-prototyping</subfield><subfield code="c">Doug Amos, Austin Lesea, René Richter</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Mountain View, CA</subfield><subfield code="b">Synopsys Press</subfield><subfield code="c">2011</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XXII, 470 p.</subfield><subfield code="b">Ill.</subfield><subfield code="c">24 cm</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references (p. 438-441) and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Field programmable gate arrays / Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems on a chip / Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Rapid prototyping</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">System-on-Chip</subfield><subfield code="0">(DE-588)4740357-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Lesea, Austin</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Richter, René</subfield><subfield code="d">1977-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)13661678X</subfield><subfield code="4">aut</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-022558966</subfield></datafield></record></collection> |
id | DE-604.BV037406405 |
illustrated | Illustrated |
indexdate | 2024-07-09T23:23:38Z |
institution | BVB |
isbn | 9781617300042 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-022558966 |
oclc_num | 729918407 |
open_access_boolean | |
owner | DE-1043 |
owner_facet | DE-1043 |
physical | XXII, 470 p. Ill. 24 cm |
publishDate | 2011 |
publishDateSearch | 2011 |
publishDateSort | 2011 |
publisher | Synopsys Press |
record_format | marc |
spelling | Amos, Doug Verfasser aut FPGA-based prototyping methodology manual best practices in design-for-prototyping Doug Amos, Austin Lesea, René Richter Mountain View, CA Synopsys Press 2011 XXII, 470 p. Ill. 24 cm txt rdacontent n rdamedia nc rdacarrier Includes bibliographical references (p. 438-441) and index Field programmable gate arrays / Computer-aided design Systems on a chip / Design and construction Rapid prototyping System-on-Chip (DE-588)4740357-3 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 gnd rswk-swf Field programmable gate array (DE-588)4347749-5 s System-on-Chip (DE-588)4740357-3 s DE-604 Lesea, Austin Verfasser aut Richter, René 1977- Verfasser (DE-588)13661678X aut |
spellingShingle | Amos, Doug Lesea, Austin Richter, René 1977- FPGA-based prototyping methodology manual best practices in design-for-prototyping Field programmable gate arrays / Computer-aided design Systems on a chip / Design and construction Rapid prototyping System-on-Chip (DE-588)4740357-3 gnd Field programmable gate array (DE-588)4347749-5 gnd |
subject_GND | (DE-588)4740357-3 (DE-588)4347749-5 |
title | FPGA-based prototyping methodology manual best practices in design-for-prototyping |
title_auth | FPGA-based prototyping methodology manual best practices in design-for-prototyping |
title_exact_search | FPGA-based prototyping methodology manual best practices in design-for-prototyping |
title_full | FPGA-based prototyping methodology manual best practices in design-for-prototyping Doug Amos, Austin Lesea, René Richter |
title_fullStr | FPGA-based prototyping methodology manual best practices in design-for-prototyping Doug Amos, Austin Lesea, René Richter |
title_full_unstemmed | FPGA-based prototyping methodology manual best practices in design-for-prototyping Doug Amos, Austin Lesea, René Richter |
title_short | FPGA-based prototyping methodology manual |
title_sort | fpga based prototyping methodology manual best practices in design for prototyping |
title_sub | best practices in design-for-prototyping |
topic | Field programmable gate arrays / Computer-aided design Systems on a chip / Design and construction Rapid prototyping System-on-Chip (DE-588)4740357-3 gnd Field programmable gate array (DE-588)4347749-5 gnd |
topic_facet | Field programmable gate arrays / Computer-aided design Systems on a chip / Design and construction Rapid prototyping System-on-Chip Field programmable gate array |
work_keys_str_mv | AT amosdoug fpgabasedprototypingmethodologymanualbestpracticesindesignforprototyping AT leseaaustin fpgabasedprototypingmethodologymanualbestpracticesindesignforprototyping AT richterrene fpgabasedprototypingmethodologymanualbestpracticesindesignforprototyping |