Source-synchronous Networks-on-Chip: circuit and architectural interconnect modeling
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
New York, NY
Springer
2014
|
| Schlagworte: | |
| Beschreibung: | XIII, 143 S. Ill., graph. Darst. |
| ISBN: | 9781461494041 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV041473542 | ||
| 003 | DE-604 | ||
| 005 | 20140408 | ||
| 007 | t | ||
| 008 | 131211s2014 ad|| |||| 00||| eng d | ||
| 020 | |a 9781461494041 |9 978-1-4614-9404-1 | ||
| 035 | |a (Springer)978-1-4614-9405-8 | ||
| 035 | |a (OCoLC)915306416 | ||
| 035 | |a (DE-599)HBZTT050424318 | ||
| 040 | |a DE-604 |b ger |e rakwb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-11 | ||
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ST 200 |0 (DE-625)143611: |2 rvk | ||
| 100 | 1 | |a Mandal, Ayan |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Source-synchronous Networks-on-Chip |b circuit and architectural interconnect modeling |c Ayan Mandal ; Sunil P. Khatri ; Rabi Mahapatra |
| 264 | 1 | |a New York, NY |b Springer |c 2014 | |
| 300 | |a XIII, 143 S. |b Ill., graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Informatik | |
| 650 | 4 | |a Ingenieurwissenschaften | |
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Computer science | |
| 650 | 4 | |a Electronics | |
| 650 | 4 | |a Systems engineering | |
| 700 | 1 | |a Khatri, Sunil P. |d 1965- |e Verfasser |0 (DE-588)173583199 |4 aut | |
| 700 | 1 | |a Mahapatra, Rabi |e Verfasser |4 aut | |
| 776 | 0 | 8 | |i Erscheint auch als |n Online-Ausgabe |z 978-1-4614-9405-8 |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-026919638 | ||
Datensatz im Suchindex
| _version_ | 1804151611676688384 |
|---|---|
| any_adam_object | |
| author | Mandal, Ayan Khatri, Sunil P. 1965- Mahapatra, Rabi |
| author_GND | (DE-588)173583199 |
| author_facet | Mandal, Ayan Khatri, Sunil P. 1965- Mahapatra, Rabi |
| author_role | aut aut aut |
| author_sort | Mandal, Ayan |
| author_variant | a m am s p k sp spk r m rm |
| building | Verbundindex |
| bvnumber | BV041473542 |
| classification_rvk | ST 190 ST 200 |
| ctrlnum | (Springer)978-1-4614-9405-8 (OCoLC)915306416 (DE-599)HBZTT050424318 |
| discipline | Informatik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01315nam a2200397 c 4500</leader><controlfield tag="001">BV041473542</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20140408 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">131211s2014 ad|| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781461494041</subfield><subfield code="9">978-1-4614-9404-1</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(Springer)978-1-4614-9405-8</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)915306416</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)HBZTT050424318</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-11</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 200</subfield><subfield code="0">(DE-625)143611:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Mandal, Ayan</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Source-synchronous Networks-on-Chip</subfield><subfield code="b">circuit and architectural interconnect modeling</subfield><subfield code="c">Ayan Mandal ; Sunil P. Khatri ; Rabi Mahapatra</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY</subfield><subfield code="b">Springer</subfield><subfield code="c">2014</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIII, 143 S.</subfield><subfield code="b">Ill., graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Informatik</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ingenieurwissenschaften</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer science</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems engineering</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Khatri, Sunil P.</subfield><subfield code="d">1965-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)173583199</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Mahapatra, Rabi</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Online-Ausgabe</subfield><subfield code="z">978-1-4614-9405-8</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-026919638</subfield></datafield></record></collection> |
| id | DE-604.BV041473542 |
| illustrated | Illustrated |
| indexdate | 2024-07-10T00:57:34Z |
| institution | BVB |
| isbn | 9781461494041 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-026919638 |
| oclc_num | 915306416 |
| open_access_boolean | |
| owner | DE-11 |
| owner_facet | DE-11 |
| physical | XIII, 143 S. Ill., graph. Darst. |
| publishDate | 2014 |
| publishDateSearch | 2014 |
| publishDateSort | 2014 |
| publisher | Springer |
| record_format | marc |
| spelling | Mandal, Ayan Verfasser aut Source-synchronous Networks-on-Chip circuit and architectural interconnect modeling Ayan Mandal ; Sunil P. Khatri ; Rabi Mahapatra New York, NY Springer 2014 XIII, 143 S. Ill., graph. Darst. txt rdacontent n rdamedia nc rdacarrier Informatik Ingenieurwissenschaften Engineering Computer science Electronics Systems engineering Khatri, Sunil P. 1965- Verfasser (DE-588)173583199 aut Mahapatra, Rabi Verfasser aut Erscheint auch als Online-Ausgabe 978-1-4614-9405-8 |
| spellingShingle | Mandal, Ayan Khatri, Sunil P. 1965- Mahapatra, Rabi Source-synchronous Networks-on-Chip circuit and architectural interconnect modeling Informatik Ingenieurwissenschaften Engineering Computer science Electronics Systems engineering |
| title | Source-synchronous Networks-on-Chip circuit and architectural interconnect modeling |
| title_auth | Source-synchronous Networks-on-Chip circuit and architectural interconnect modeling |
| title_exact_search | Source-synchronous Networks-on-Chip circuit and architectural interconnect modeling |
| title_full | Source-synchronous Networks-on-Chip circuit and architectural interconnect modeling Ayan Mandal ; Sunil P. Khatri ; Rabi Mahapatra |
| title_fullStr | Source-synchronous Networks-on-Chip circuit and architectural interconnect modeling Ayan Mandal ; Sunil P. Khatri ; Rabi Mahapatra |
| title_full_unstemmed | Source-synchronous Networks-on-Chip circuit and architectural interconnect modeling Ayan Mandal ; Sunil P. Khatri ; Rabi Mahapatra |
| title_short | Source-synchronous Networks-on-Chip |
| title_sort | source synchronous networks on chip circuit and architectural interconnect modeling |
| title_sub | circuit and architectural interconnect modeling |
| topic | Informatik Ingenieurwissenschaften Engineering Computer science Electronics Systems engineering |
| topic_facet | Informatik Ingenieurwissenschaften Engineering Computer science Electronics Systems engineering |
| work_keys_str_mv | AT mandalayan sourcesynchronousnetworksonchipcircuitandarchitecturalinterconnectmodeling AT khatrisunilp sourcesynchronousnetworksonchipcircuitandarchitecturalinterconnectmodeling AT mahapatrarabi sourcesynchronousnetworksonchipcircuitandarchitecturalinterconnectmodeling |