System Level Design Model with Reuse of System IP:
This book presents the perspective of the SYDIC-Telecom project on system design and reuse as perceived in the course of the research during 1999 - 2003. The initial problem statement of the research was formulated as follows: "The current situation regarding system design in general is, that t...
Gespeichert in:
Weitere Verfasser: | , , , |
---|---|
Format: | Elektronisch E-Book |
Sprache: | English |
Veröffentlicht: |
Boston, MA
Springer US
2003
|
Schlagworte: | |
Online-Zugang: | FHI01 BTU01 Volltext |
Zusammenfassung: | This book presents the perspective of the SYDIC-Telecom project on system design and reuse as perceived in the course of the research during 1999 - 2003. The initial problem statement of the research was formulated as follows: "The current situation regarding system design in general is, that the methods are insufficient, informally practiced, and weakly supported by formal techniques and tools. Regarding system reuse the methods and tools for exchanging system design data and know-how within companies are ad hoc and insufficient. The means available inside companies being already insufficient, there are actually no ways of exchanging between companies. Therefore, there hardly exists any system IP (Intellectual Property) industry. Although system design know-how is one of companies' main assets, it cannot be reused and capitalised effectively enough today. There is a lack of rational design flows supporting a design methodology based on reuse of IP, and few design tools to support it. Even guidelines on how to use existing tools in the design flow for this purpose often do not exist." The problem was known to be hard and the scope broad. The plan of attack was first to analyse the state-of-the-art and the state-of-the-practice, then to identify potential improvements, and finally to synthesise a formalised proposal for implementation. The approach was applied to different system-level issues, e.g. design flows, terminology, languages, reuse, design process and object of design |
Beschreibung: | 1 Online-Ressource (XI, 211 p. 56 illus) |
ISBN: | 9780306487330 |
DOI: | 10.1007/b105966 |
Internformat
MARC
LEADER | 00000nmm a2200000zc 4500 | ||
---|---|---|---|
001 | BV045148590 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | cr|uuu---uuuuu | ||
008 | 180827s2003 |||| o||u| ||||||eng d | ||
020 | |a 9780306487330 |9 978-0-306-48733-0 | ||
024 | 7 | |a 10.1007/b105966 |2 doi | |
035 | |a (ZDB-2-ENG)978-0-306-48733-0 | ||
035 | |a (OCoLC)1050948869 | ||
035 | |a (DE-599)BVBBV045148590 | ||
040 | |a DE-604 |b ger |e aacr | ||
041 | 0 | |a eng | |
049 | |a DE-573 |a DE-634 | ||
082 | 0 | |a 624 |2 23 | |
245 | 1 | 0 | |a System Level Design Model with Reuse of System IP |c edited by Patrizia Cavalloro, Christophe Gendarme, Klaus Kronlöf, Jean Mermet, Jos van Sas, Kari Tiensyrjä, Nikolaos S. Voros |
264 | 1 | |a Boston, MA |b Springer US |c 2003 | |
300 | |a 1 Online-Ressource (XI, 211 p. 56 illus) | ||
336 | |b txt |2 rdacontent | ||
337 | |b c |2 rdamedia | ||
338 | |b cr |2 rdacarrier | ||
520 | |a This book presents the perspective of the SYDIC-Telecom project on system design and reuse as perceived in the course of the research during 1999 - 2003. The initial problem statement of the research was formulated as follows: "The current situation regarding system design in general is, that the methods are insufficient, informally practiced, and weakly supported by formal techniques and tools. Regarding system reuse the methods and tools for exchanging system design data and know-how within companies are ad hoc and insufficient. The means available inside companies being already insufficient, there are actually no ways of exchanging between companies. Therefore, there hardly exists any system IP (Intellectual Property) industry. Although system design know-how is one of companies' main assets, it cannot be reused and capitalised effectively enough today. There is a lack of rational design flows supporting a design methodology based on reuse of IP, and few design tools to support it. Even guidelines on how to use existing tools in the design flow for this purpose often do not exist." The problem was known to be hard and the scope broad. The plan of attack was first to analyse the state-of-the-art and the state-of-the-practice, then to identify potential improvements, and finally to synthesise a formalised proposal for implementation. The approach was applied to different system-level issues, e.g. design flows, terminology, languages, reuse, design process and object of design | ||
650 | 4 | |a Engineering | |
650 | 4 | |a Civil Engineering | |
650 | 4 | |a Engineering, general | |
650 | 4 | |a Circuits and Systems | |
650 | 4 | |a Complexity | |
650 | 4 | |a Electrical Engineering | |
650 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design | |
650 | 4 | |a Engineering | |
650 | 4 | |a Computer-aided engineering | |
650 | 4 | |a Complexity, Computational | |
650 | 4 | |a Civil engineering | |
650 | 4 | |a Electrical engineering | |
650 | 4 | |a Electronic circuits | |
650 | 0 | 7 | |a Hardwareentwurf |0 (DE-588)4159103-3 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Formale Spezifikationstechnik |0 (DE-588)4299725-2 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Eingebettetes System |0 (DE-588)4396978-1 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Eingebettetes System |0 (DE-588)4396978-1 |D s |
689 | 0 | 1 | |a Hardwareentwurf |0 (DE-588)4159103-3 |D s |
689 | 0 | 2 | |a Formale Spezifikationstechnik |0 (DE-588)4299725-2 |D s |
689 | 0 | |8 1\p |5 DE-604 | |
700 | 1 | |a Cavalloro, Patrizia |4 edt | |
700 | 1 | |a Gendarme, Christophe |4 edt | |
700 | 1 | |a Kronlöf, Klaus |4 edt | |
700 | 1 | |a Mermet, Jean |4 edt | |
776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781402075940 |
856 | 4 | 0 | |u https://doi.org/10.1007/b105966 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
912 | |a ZDB-2-ENG | ||
940 | 1 | |q ZDB-2-ENG_2000/2004 | |
999 | |a oai:aleph.bib-bvb.de:BVB01-030538289 | ||
883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
966 | e | |u https://doi.org/10.1007/b105966 |l FHI01 |p ZDB-2-ENG |q ZDB-2-ENG_2000/2004 |x Verlag |3 Volltext | |
966 | e | |u https://doi.org/10.1007/b105966 |l BTU01 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext |
Datensatz im Suchindex
_version_ | 1804178818785607680 |
---|---|
any_adam_object | |
author2 | Cavalloro, Patrizia Gendarme, Christophe Kronlöf, Klaus Mermet, Jean |
author2_role | edt edt edt edt |
author2_variant | p c pc c g cg k k kk j m jm |
author_facet | Cavalloro, Patrizia Gendarme, Christophe Kronlöf, Klaus Mermet, Jean |
building | Verbundindex |
bvnumber | BV045148590 |
collection | ZDB-2-ENG |
ctrlnum | (ZDB-2-ENG)978-0-306-48733-0 (OCoLC)1050948869 (DE-599)BVBBV045148590 |
dewey-full | 624 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 624 - Civil engineering |
dewey-raw | 624 |
dewey-search | 624 |
dewey-sort | 3624 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Bauingenieurwesen |
doi_str_mv | 10.1007/b105966 |
format | Electronic eBook |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>04037nmm a2200661zc 4500</leader><controlfield tag="001">BV045148590</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180827s2003 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780306487330</subfield><subfield code="9">978-0-306-48733-0</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/b105966</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-0-306-48733-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1050948869</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045148590</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">624</subfield><subfield code="2">23</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">System Level Design Model with Reuse of System IP</subfield><subfield code="c">edited by Patrizia Cavalloro, Christophe Gendarme, Klaus Kronlöf, Jean Mermet, Jos van Sas, Kari Tiensyrjä, Nikolaos S. Voros</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">2003</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XI, 211 p. 56 illus)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">This book presents the perspective of the SYDIC-Telecom project on system design and reuse as perceived in the course of the research during 1999 - 2003. The initial problem statement of the research was formulated as follows: "The current situation regarding system design in general is, that the methods are insufficient, informally practiced, and weakly supported by formal techniques and tools. Regarding system reuse the methods and tools for exchanging system design data and know-how within companies are ad hoc and insufficient. The means available inside companies being already insufficient, there are actually no ways of exchanging between companies. Therefore, there hardly exists any system IP (Intellectual Property) industry. Although system design know-how is one of companies' main assets, it cannot be reused and capitalised effectively enough today. There is a lack of rational design flows supporting a design methodology based on reuse of IP, and few design tools to support it. Even guidelines on how to use existing tools in the design flow for this purpose often do not exist." The problem was known to be hard and the scope broad. The plan of attack was first to analyse the state-of-the-art and the state-of-the-practice, then to identify potential improvements, and finally to synthesise a formalised proposal for implementation. The approach was applied to different system-level issues, e.g. design flows, terminology, languages, reuse, design process and object of design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Civil Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering, general</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Complexity</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-Aided Engineering (CAD, CAE) and Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Complexity, Computational</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Civil engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Formale Spezifikationstechnik</subfield><subfield code="0">(DE-588)4299725-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Eingebettetes System</subfield><subfield code="0">(DE-588)4396978-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Eingebettetes System</subfield><subfield code="0">(DE-588)4396978-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Formale Spezifikationstechnik</subfield><subfield code="0">(DE-588)4299725-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Cavalloro, Patrizia</subfield><subfield code="4">edt</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Gendarme, Christophe</subfield><subfield code="4">edt</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Kronlöf, Klaus</subfield><subfield code="4">edt</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Mermet, Jean</subfield><subfield code="4">edt</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781402075940</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/b105966</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_2000/2004</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030538289</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b105966</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_2000/2004</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b105966</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
id | DE-604.BV045148590 |
illustrated | Not Illustrated |
indexdate | 2024-07-10T08:10:01Z |
institution | BVB |
isbn | 9780306487330 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030538289 |
oclc_num | 1050948869 |
open_access_boolean | |
owner | DE-573 DE-634 |
owner_facet | DE-573 DE-634 |
physical | 1 Online-Ressource (XI, 211 p. 56 illus) |
psigel | ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_Archiv |
publishDate | 2003 |
publishDateSearch | 2003 |
publishDateSort | 2003 |
publisher | Springer US |
record_format | marc |
spelling | System Level Design Model with Reuse of System IP edited by Patrizia Cavalloro, Christophe Gendarme, Klaus Kronlöf, Jean Mermet, Jos van Sas, Kari Tiensyrjä, Nikolaos S. Voros Boston, MA Springer US 2003 1 Online-Ressource (XI, 211 p. 56 illus) txt rdacontent c rdamedia cr rdacarrier This book presents the perspective of the SYDIC-Telecom project on system design and reuse as perceived in the course of the research during 1999 - 2003. The initial problem statement of the research was formulated as follows: "The current situation regarding system design in general is, that the methods are insufficient, informally practiced, and weakly supported by formal techniques and tools. Regarding system reuse the methods and tools for exchanging system design data and know-how within companies are ad hoc and insufficient. The means available inside companies being already insufficient, there are actually no ways of exchanging between companies. Therefore, there hardly exists any system IP (Intellectual Property) industry. Although system design know-how is one of companies' main assets, it cannot be reused and capitalised effectively enough today. There is a lack of rational design flows supporting a design methodology based on reuse of IP, and few design tools to support it. Even guidelines on how to use existing tools in the design flow for this purpose often do not exist." The problem was known to be hard and the scope broad. The plan of attack was first to analyse the state-of-the-art and the state-of-the-practice, then to identify potential improvements, and finally to synthesise a formalised proposal for implementation. The approach was applied to different system-level issues, e.g. design flows, terminology, languages, reuse, design process and object of design Engineering Civil Engineering Engineering, general Circuits and Systems Complexity Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Complexity, Computational Civil engineering Electrical engineering Electronic circuits Hardwareentwurf (DE-588)4159103-3 gnd rswk-swf Formale Spezifikationstechnik (DE-588)4299725-2 gnd rswk-swf Eingebettetes System (DE-588)4396978-1 gnd rswk-swf Eingebettetes System (DE-588)4396978-1 s Hardwareentwurf (DE-588)4159103-3 s Formale Spezifikationstechnik (DE-588)4299725-2 s 1\p DE-604 Cavalloro, Patrizia edt Gendarme, Christophe edt Kronlöf, Klaus edt Mermet, Jean edt Erscheint auch als Druck-Ausgabe 9781402075940 https://doi.org/10.1007/b105966 Verlag URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
spellingShingle | System Level Design Model with Reuse of System IP Engineering Civil Engineering Engineering, general Circuits and Systems Complexity Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Complexity, Computational Civil engineering Electrical engineering Electronic circuits Hardwareentwurf (DE-588)4159103-3 gnd Formale Spezifikationstechnik (DE-588)4299725-2 gnd Eingebettetes System (DE-588)4396978-1 gnd |
subject_GND | (DE-588)4159103-3 (DE-588)4299725-2 (DE-588)4396978-1 |
title | System Level Design Model with Reuse of System IP |
title_auth | System Level Design Model with Reuse of System IP |
title_exact_search | System Level Design Model with Reuse of System IP |
title_full | System Level Design Model with Reuse of System IP edited by Patrizia Cavalloro, Christophe Gendarme, Klaus Kronlöf, Jean Mermet, Jos van Sas, Kari Tiensyrjä, Nikolaos S. Voros |
title_fullStr | System Level Design Model with Reuse of System IP edited by Patrizia Cavalloro, Christophe Gendarme, Klaus Kronlöf, Jean Mermet, Jos van Sas, Kari Tiensyrjä, Nikolaos S. Voros |
title_full_unstemmed | System Level Design Model with Reuse of System IP edited by Patrizia Cavalloro, Christophe Gendarme, Klaus Kronlöf, Jean Mermet, Jos van Sas, Kari Tiensyrjä, Nikolaos S. Voros |
title_short | System Level Design Model with Reuse of System IP |
title_sort | system level design model with reuse of system ip |
topic | Engineering Civil Engineering Engineering, general Circuits and Systems Complexity Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Complexity, Computational Civil engineering Electrical engineering Electronic circuits Hardwareentwurf (DE-588)4159103-3 gnd Formale Spezifikationstechnik (DE-588)4299725-2 gnd Eingebettetes System (DE-588)4396978-1 gnd |
topic_facet | Engineering Civil Engineering Engineering, general Circuits and Systems Complexity Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design Computer-aided engineering Complexity, Computational Civil engineering Electrical engineering Electronic circuits Hardwareentwurf Formale Spezifikationstechnik Eingebettetes System |
url | https://doi.org/10.1007/b105966 |
work_keys_str_mv | AT cavalloropatrizia systemleveldesignmodelwithreuseofsystemip AT gendarmechristophe systemleveldesignmodelwithreuseofsystemip AT kronlofklaus systemleveldesignmodelwithreuseofsystemip AT mermetjean systemleveldesignmodelwithreuseofsystemip |